- 您現在的位置：買賣IC網 > PDF目錄98299 > TS8388BVFSB/Q (E2V TECHNOLOGIES PLC) 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 PDF資料下載
參數資料
| 型號： | TS8388BVFSB/Q |
| 廠商： | E2V TECHNOLOGIES PLC |
| 元件分類： | ADC |
| 英文描述： | 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| 封裝： | CERAMIC, QFP-68 |
| 文件頁數： | 46/47頁 |
| 文件大小： | 1230K |
| 代理商： | TS8388BVFSB/Q |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當前第46頁第47頁
8
TS8388BF
2144A–BDC–04/02
Notes:
1. Differential output buffers are internally loaded by 75
resistors. Buffer bias current = 11 mA.
3. Histogram testing based on sampling of a 10 MHz sinewave at 50 MSPS.
4. Output error amplitude < ± 4 lsb around correct code (including gain and offset error).
5. Maximum jitter value obtained for single-ended clock input on the JTS8388B die (chip on board): 200 fs. (500 fs expected on
TS8388BG)
6. Digital output back termination options depicted in Application Notes.
7. With a typical value of TD = 465 ps, at 1 GSPS, the timing safety margin for the data storing using the ECLinPS 10E452 out-
put registers from Motorola
is of ± 315 ps, equally shared before and after the rising edge of the Data Ready signals (DR,
DRB).
8. The clock inputs may be indifferently entered in differential or single-ended, using ECL levels or 4 dBm typical power level
into the 50
termination resistor of the inphase clock input. (4 dBm into 50 clock input correspond to 10 dBm power level
for the clock generator.)
9. At 1 GSPS, 50/50 clock duty cycle, TC2 = 500 ps (TC1). TDR - TOD = -100 ps (typ) does not depend on the sampling rate.
10.
Specifiedloadingconditionsfordigitaloutputs:
-50
or 75 controlled impedance traces properly 50/75 terminated, or unterminated 75 controlled impedance traces.
- Controlled impedance traces far end loaded by 1 standard ECLinPS register from Motorola. (i.e.: 10E452) (Typical input
parasitic capacitance of 1.5 pF including package and ESD protections.)
11.
Terminationloadparasiticcapacitancederatingvalues:
-50
or 75 controlled impedance traces properly 50/75 terminated: 60 ps/pF or 75 ps per additionnal ECLinPS load.
- Unterminated (source terminated) 75
controlled impedance lines: 100 ps/pF or 150 ps per additionnal ECLinPS termina-
tion load.
12. Apply proper 50/75
impedance traces propagation time derating values: 6 ps/mm (155 ps/inch) for TSEV8388BF Evalua-
tion Board.
13. Values for TOD and TDR track each other over temperature, (1% variation for TOD-TDR per 100
°C temperature variation).
Therefore TOD-TDR variation over temperature is negligible. Moreover, the internal (on-chip) and package skews between
each Data TODs and TDR effect can be considered as negligible. Consequently, minimum values for TOD and TDR are
never more than 100 ps apart. The same is true for the TOD and TDR maximum values (see Advanced Application Notes
14. Min value guarantees performance. Max value guarantees functionality.
15. Min value guarantees functionality. Max value guarantees performance.
Minimum Clock pulse width (low)
TC2
4
0.350
0.500
50
ns
Aperture delay
Ta
4
100
+250
400
ps
Aperture uncertainty
Jitter
4
–
0.4
0.6
ps (rms)
Data output delay
TDO
4
1150
1360
1660
ps
Output rise/fall time for DATA (20% – 80%)
TR/TF
4
250
350
550
ps
Output rise/fall time for DATA READY (20% – 80%)
TR/TF
4
250
350
550
ps
Data ready output delay
TDR
4
1110
1320
1620
ps
Data ready reset delay
TRDR
4
–
720
1000
ps
Data to data ready – Clock low pulse width
TOD-TDR
4
0
40
80
ps
Data to data ready output delay (50% duty cycle)
at 1 GSPS (See “Timing Diagrams” on page 9.)
TD1
4
420
460
500
ps
Data pipeline delay
TPD
4
clock
cycles
Table 3. Electrical Specifications (Continued)
Parameter
Symbol
Test
Level
Value
Unit
Note
Min
Typ
Max
相關PDF資料 |
PDF描述 |
|---|---|
| TS8388BCF | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| TS8388BMFB/Q | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| TS8388BMFB/T | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| TS8388BMFS9NB2 | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
| TS8388BMFS9NB3 | 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CQFP68 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TS8388BVGL | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS8388BVGL (+LID) | 制造商:e2v technologies 功能描述:ADC 8-BIT 1 GSPS - Trays |
| TS83C194 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller |
| TS83C196KB-10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller |
| TS83C196KD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
發布緊急采購，3分鐘左右您將得到回復。