欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TSB41AB3
英文描述: IC APEX 20KE FPGA 400K 672-FBGA
中文描述: 3個IEEE 1394a端口電纜收發器/仲裁器
文件頁數: 13/50頁
文件大小: 662K
代理商: TSB41AB3
SLLS418G
JUNE 2000
REVISED JANUARY 2003
13
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
electrical characteristics over recommended ranges of operating conditions (unless otherwise noted)
(continued)
device
PARAMETER
TEST CONDITION
See Note 2
MIN
TYP
115
MAX
UNIT
IDD
Supply current
See Note 3
97
mA
See Note 4
75
IDD(ULP)
Supply current
ultralow power mode
VDD = 3.3 V,
Ports disabled, PD = 0 V,
LPS = 0 V
400-k
resistor
VDD = 2.7 V,
VDD = 3 V to 3.6 V, IOH =
4 mA
TA = 25
°
C,
150
μ
A
V(TH)
Power status threshold, CPS input
4.7
7.5
V
VOH
High-level output voltage, CTL0, CTL1,
High level out ut voltage, CTL0, CTL1,
D0
D7, CNA, C/LKON, SYSCLK outputs
IOH =
4 mA
2.2
V
2.8
V
VOL
Low-level output voltage, CTL0, CTL1,
D0
D7, CNA, C/LKON, SYSCLK outputs
IOL = 4 mA
0.4
V
VOH(AJ)
High-level Annex J output voltage, CTL0,
CTL1, D0
D7, C/LKON, SYSCLK outputs
Annex J: IOH =
9 mA,
ISO = 0 V,
VDD
3 V
Annex J: IOL = 9 mA,
ISO = 0 V,
VDD
3 V
ISO = 3.6 V,
VI = 0 V to VDD,VDD_5V = VDD
ISO = 3.6 V,
VI = 0 V to VDD,VDD_5V = VDD
VDD_5V = VDD
VDD
0.4
V
VOL(AJ)
Low-level Annex J output voltage, CTL0,
CTL1, D0
D7, C/LKON, SYSCLK outputs
VDD_5V = VDD
0.4
V
I(BH+)
Positive peak bus holder current, D0
D7,
CTL0
CTL1, LREQ
VDD = 3.6 V,
0.05
1
mA
I(BH
)
Negative peak bus holder current, D0
D7,
CTL0
CTL1, LREQ
VDD = 3.6 V,
1.0
0.05
mA
II
Input current, LREQ, LPS, PD, TESTM,
SM, SE, PC0
PC2 inputs
ISO = 0 V, VDD = 3.6 V
1
μ
A
IOZ
Off-state output current, CTL0, CTL1,
D0
D7, C/LKON I/O
s
VO = VDD or 0 V
±
5
μ
A
I(IRST)
Pullup current, RESET input
VI = 1.5 V or 0 V
VDD_5V = VDD, ISO = 0 V
VDD
3 V
VDD_5V = VDD, ISO = 0 V,
Vref = VDD
×
0.4, VDD
3 V
ISO = 0 V,
VDD
3 V
ISO = 0 V,
Vref = VDD
×
0.4, VDD
3 V
At rated IO current
90
20
μ
A
VIT+
Positive input threshold voltage, LREQ,
CTL0, CTL1, D0
D7 inputs
VDD/2+0.3
VDD/2+0.9
V
Positive input threshold voltage, LPS inputs
Vref+1
VIT
Negative input threshold voltage, LREQ,
CTL0, CTL1, D0
D7 inputs
VDD_5V = VDD
VDD/2
0.9
VDD/2
0.3
V
Negative input threshold voltage, LPS
inputs
VDD_5V = VDD,
Vref+0.2
VO
Measured at cable power side of resistor.
This parameter applicable only when ISO is low.
NOTES:
2. Transmit max packet (three ports transmitting max size isochronous packet
4096 bytes, sent on every isochronous interval, s400,
data value of 0xCCCCCCCCh), VDD = 3.3 V, TA = 25
°
C
3. Repeat typical packet (one port receiving DV packets on every isochronous interval, two ports repeating the packet, s100), VDD
=
3.3 V, TA = 25
°
C
4. Idle (three ports transmitting cycle starts), VDD = 3.3 V, TA = 25
°
C
TPBIAS output voltage
1.665
2.015
V
相關PDF資料
PDF描述
TSB41BA3-EP IC APEX 20KE FPGA 400K 672-FBGA
TSB41LV03PFP IC APEX 20KE FPGA 600K 652-BGA
TSB41AB2I IEEE 1394a-2000 TWO-PORT CABLE TRANSCEVER/ARBITER
TSB41LV03AI IEEE 1394a THREE-PORT CABLE TRANSCEIVER/ARBITER
TSC692E 672-pin FineLine BGA
相關代理商/技術參數
參數描述
TSB41AB3-EP 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394A-2000 THREE-PORT CABLE TRANSCEIVER/ARBITER
TSB41AB3IPFP 功能描述:緩沖器和線路驅動器 Three-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數量:1 輸出線路數量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
TSB41AB3IPFP 制造商:Texas Instruments 功能描述:IC TRX/ARBITER 1394A 3 PORT 80HTQFP
TSB41AB3IPFPEP 功能描述:1394 接口集成電路 Mil Enh 3-Port Cable Xcvr/Arbiter RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB41AB3IPFPG4 制造商:Texas Instruments 功能描述:THREE PORT CBL TRNSCVR/ARBITER 1TX 1RX 400MBPS 80HTQFP - Rail/Tube
主站蜘蛛池模板: 应城市| 广宁县| 乳山市| 万载县| 综艺| 佳木斯市| 和田市| 南阳市| 孟连| 花垣县| 玉门市| 沈阳市| 长垣县| 平安县| 平利县| 蓬溪县| 息烽县| 佛冈县| 类乌齐县| 蛟河市| 临城县| 保山市| 阳东县| 二连浩特市| 谢通门县| 寿光市| 津南区| 泰来县| 新密市| 信宜市| 承德市| 深泽县| 扎兰屯市| 鱼台县| 佛山市| 富阳市| 保山市| 锡林郭勒盟| 罗山县| 湘潭市| 清流县|