欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TSB41AB3
英文描述: IC APEX 20KE FPGA 400K 672-FBGA
中文描述: 3個IEEE 1394a端口電纜收發器/仲裁器
文件頁數: 41/50頁
文件大小: 662K
代理商: TSB41AB3
SLLS418G
JUNE 2000
REVISED JANUARY 2003
41
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
transmit (continued)
00
00
00
00
(e)
(d)
(c)
(b)
(a)
01
00
00
00
11
D0
D7
CTL0, CTL1
SYSCLK
00
Link Controls CTL and D
PHY High-Impedance CTL and D Outputs
Figure 21. Cancelled/Null Packet Transmission
The sequence of events for a cancelled/null packet transmission is as follows:
1
a.
Transmit operation initiated. PHY asserts grant on the CTL lines followed by idle to hand over control
of the interface to the link.
b.
Optional idle cycle. The link may assert at most one idle cycle preceding assertion of hold. This idle cycle
is optional; the link is not required to assert idle preceding hold.
c.
Optional hold cycles. The link may assert hold for up to 47 cycles preceding assertion of idle. These
hold cycle(s) are optional; the link is not required to assert hold preceding idle.
d.
Null transmit termination. The null transmit operation is terminated by the link asserting two cycles of
idle on the CTL lines and then releasing the interface and returning control to the PHY. Note that the
link may assert idle for a total of three consecutive cycles if it asserts the optional first idle cycle but does
not assert hold. It is recommended that the link assert three cycles of idle to cancel a packet
transmission if no hold cycles are asserted. This ensures that either the link or PHY controls the
interface in all cycles.
e.
After regaining control of the interface, the PHY asserts at least one cycle of idle before any subsequent
status transfer, receive operation, or transmit operation.
interface reset and disable
The LLC controls the state of the PHY-LLC interface using the LPS signal. The interface may be placed into a
reset state, a disabled state, or be made to initialize and then return to normal operation. When the interface
is not operational (whether reset, disabled, or in the process of initialization) the PHY cancels any outstanding
bus request or register read request, and ignores any requests made via the LREQ line. Additionally, any status
information generated by the PHY is not queued and does not cause a status transfer upon restoration of the
interface to normal operation.
The LPS signal may be either a level signal or a pulsed signal, depending upon whether the PHY-LLC interface
is a direct connection or is made across an isolation barrier. When an isolation barrier exists between the PHY
and LLC (whether of the TI bus-holder type or Annex J type) the LPS signal must be pulsed. In a direct
connection, the LPS signal may be either a pulsed or a level signal. Timing parameters for the LPS signal are
given in Table 21.
相關PDF資料
PDF描述
TSB41BA3-EP IC APEX 20KE FPGA 400K 672-FBGA
TSB41LV03PFP IC APEX 20KE FPGA 600K 652-BGA
TSB41AB2I IEEE 1394a-2000 TWO-PORT CABLE TRANSCEVER/ARBITER
TSB41LV03AI IEEE 1394a THREE-PORT CABLE TRANSCEIVER/ARBITER
TSC692E 672-pin FineLine BGA
相關代理商/技術參數
參數描述
TSB41AB3-EP 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394A-2000 THREE-PORT CABLE TRANSCEIVER/ARBITER
TSB41AB3IPFP 功能描述:緩沖器和線路驅動器 Three-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數量:1 輸出線路數量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
TSB41AB3IPFP 制造商:Texas Instruments 功能描述:IC TRX/ARBITER 1394A 3 PORT 80HTQFP
TSB41AB3IPFPEP 功能描述:1394 接口集成電路 Mil Enh 3-Port Cable Xcvr/Arbiter RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB41AB3IPFPG4 制造商:Texas Instruments 功能描述:THREE PORT CBL TRNSCVR/ARBITER 1TX 1RX 400MBPS 80HTQFP - Rail/Tube
主站蜘蛛池模板: 隆子县| 天门市| 津市市| 西畴县| 济源市| 冕宁县| 玛纳斯县| 合作市| 胶南市| 额尔古纳市| 瑞安市| 忻州市| 重庆市| 长白| 灵川县| 沈阳市| 改则县| 库伦旗| 普兰县| 凉山| 罗山县| 彭山县| 和林格尔县| 沿河| 集贤县| 塔河县| 平远县| 韶山市| 甘泉县| 体育| 汉源县| 武胜县| 鹤峰县| 扶余县| 房产| 惠来县| 太湖县| 梅河口市| 宽城| 临沂市| 马公市|