欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: TSB41BA3-EP
英文描述: IC APEX 20KE FPGA 400K 672-FBGA
中文描述: 軍事增強塑料的IEEE 1394b三端口電纜收發(fā)器/仲裁器
文件頁數(shù): 30/50頁
文件大?。?/td> 662K
代理商: TSB41BA3-EP
SLLS418G
JUNE 2000
REVISED JANUARY 2003
30
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
PHY-Link layer interface
The TSB41AB3 is designed to operate with an LLC such as the Texas Instruments TSB12LV21, TSB12LV22,
TSB12LV23, TSB12LV26, TSB12LV31, TSB12LV41, TSB12LV42, or TSB12LV01A. Details of operation for the
Texas Instruments LLC devices are found in the respective LLC data sheets. The following paragraphs describe
the operation of the PHY-LLC interface.
The interface to the LLC consists of the SYSCLK, CTL0
CTL1, D0
D7, LREQ, LPS, C/LKON, and ISO
terminals on the TSB41AB3, as shown in Figure 13.
ISO
ISO
C/LKON
LPS
SYSCLK
LREQ
D0
D7
CTL0
CTL1
Link
Layer
Controller
TSB41AB3
ISO
Figure 13. PHY-LLC Interface
The SYSCLK terminal provides a 49.152-MHz interface clock. All control and data signals are synchronized to,
and sampled on, the rising edge of SYSCLK.
The CTL0 and CTL1 terminals form a bidirectional control bus, that controls the flow of information and data
between the TSB41AB3 and LLC.
The D0
D7 terminals form a bidirectional data bus that is used to transfer status information, control information,
or packet data between the devices. The TSB41AB3 supports S100, S200, and S400 data transfers over the
D0
D7 data bus. In S100 operation only the D0 and D1 terminals are used; in S200 operation only the D0
D3
terminals are used; and in S400 operation all D0
D7 terminals are used for data transfer. When the TSB41AB3
is in control of the D0
D7 bus, unused Dn terminals are driven low during S100 and S200 operations. When
the LLC is in control of the D0
D7 bus, unused Dn terminals are ignored by the TSB41AB3.
The LREQ terminal is controlled by the LLC to send serial service requests to the PHY in order to request access
to the serial-bus for packet transmission, read or write PHY registers, or control arbitration acceleration.
The LPS and C/LKON terminals are used for power management of the PHY and LLC. The LPS terminal
indicates the power status of the LLC and may be used to reset the PHY-LLC interface or to disable SYSCLK.
The C/LKON terminal is used to send a wake-up notification to the LLC and to indicate an interrupt to the LLC
when either LPS is inactive or the PHY register L bit is zero.
The ISO terminal is used to enable the output differentiation logic on the CTL0
CTL1 and D0
D7 terminals.
Output differentiation is required when an isolation barrier of the type described in Annex J type isolation barrier
is implemented between the PHY and LLC.
The TSB41AB3 normally controls the CTL0
CTL1 and D0
D7 bidirectional buses. The LLC is allowed to drive
these buses only after the LLC has been granted permission to do so by the PHY.
相關(guān)PDF資料
PDF描述
TSB41LV03PFP IC APEX 20KE FPGA 600K 652-BGA
TSB41AB2I IEEE 1394a-2000 TWO-PORT CABLE TRANSCEVER/ARBITER
TSB41LV03AI IEEE 1394a THREE-PORT CABLE TRANSCEIVER/ARBITER
TSC692E 672-pin FineLine BGA
TSC695F IC,FPGA,57120-CELL,CMOS,BGA,1020PIN,PLASTIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB41BA3IPFP 制造商:Rochester Electronics LLC 功能描述:1394B-2002 3-PORT PHYSICAL LAYER DEVICE - Bulk 制造商:Texas Instruments 功能描述:CBL TRNSCVR 6TR 6TX 6RX 80HTQFP - Trays
TSB41BA3PFP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:CBL TRNSCVR 6TR 6TX 6RX 80HTQFP - Trays
TSB41LV01 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394A ONE-PORT CABLE TRANSCEIVER/ARBITER
TSB41LV01PAP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TSB41LV02 WAF 制造商:Texas Instruments 功能描述:
主站蜘蛛池模板: 繁峙县| 金湖县| 亚东县| 临颍县| 修水县| 都江堰市| 云安县| 贵南县| 彝良县| 延边| 德江县| 苍梧县| 肥西县| 宕昌县| 揭东县| 额敏县| 舒城县| 黎平县| 晋江市| 巴青县| 娱乐| 漯河市| 深圳市| 长武县| 元江| 谷城县| 南溪县| 陕西省| 海兴县| 宝山区| 瓦房店市| 菏泽市| 都昌县| 德兴市| 酒泉市| 黎平县| 汨罗市| 聊城市| 宁海县| 留坝县| 安庆市|