欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TSB41BA3-EP
英文描述: IC APEX 20KE FPGA 400K 672-FBGA
中文描述: 軍事增強塑料的IEEE 1394b三端口電纜收發器/仲裁器
文件頁數: 37/50頁
文件大?。?/td> 662K
代理商: TSB41BA3-EP
SLLS418G
JUNE 2000
REVISED JANUARY 2003
37
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
status transfer (continued)
The sequence of events for a status transfer is as follows:
1
a.
Status transfer initiated. The PHY indicates a status transfer by asserting status on the CTL lines along
with the status data on the D0 and D1 lines (only 2 bits of status are transferred per cycle). Normally
(unless interrupted by a receive operation), a status transfer is either 2 or 8 cycles long. A 2-cycle (4 bit)
transfer occurs when only status information is to be sent. An 8-cycle (16 bit) transfer occurs when
register data is to be sent in addition to any status information.
b.
Status transfer terminated. The PHY normally terminates a status transfer by asserting idle on the CTL
lines. The PHY may also interrupt a status transfer at any cycle by asserting receive on the CTL lines
to begin a receive operation. The PHY asserts at least one cycle of idle between consecutive status
transfers.
receive
Whenever the PHY detects the data-prefix state on the serial bus, it initiates a receive operation by asserting
receive on the CTL terminals and a logic 1 on each of the D terminals (data-on indication). The PHY indicates
the start of a packet by placing the speed code (encoded as shown in Table 20) on the D terminals, followed
by packet data. The PHY holds the CTL terminals in the receive state until the last symbol of the packet has
been transferred. The PHY indicates the end of packet data by asserting idle on the CTL terminals. All received
packets are transferred to the LLC. Note that the speed code is part of the PHY-LLC protocol and is not included
in the calculation of CRC or any other data protection mechanisms.
It is possible for the PHY to receive a null packet, which consists of the data-prefix state on the serial bus followed
by the data-end state, without any packet data. A null packet is transmitted whenever the packet speed exceeds
the capability of the receiving PHY, or whenever the LLC immediately releases the bus without transmitting any
data. In this case, the PHY asserts receive on the CTL terminals with the data-on indication (all 1s) on the D
terminals, followed by Idle on the CTL terminals, without any speed code or data being transferred. In all cases,
in normal operation, the TSB41AB3 sends at least one data-on indication before sending the speed code or
terminating the receive operation.
The TSB41AB3 also transfers its own self-ID packet, transmitted during the self-ID phase of bus initialization,
to the LLC. This packet it transferred to the LLC just as any other received self-ID packet.
00
00
10
XX
dn
d0
SPD
(a)
(b)
FF (Data-On)
D0
D7
CTL0, CTL1
SYSCLK
(c)
(d)
(e)
NOTE A: SPD = Speed code (see Table 20), d0
dn = Packet data
00
01
Figure 18. Normal Packet Reception Timing
相關PDF資料
PDF描述
TSB41LV03PFP IC APEX 20KE FPGA 600K 652-BGA
TSB41AB2I IEEE 1394a-2000 TWO-PORT CABLE TRANSCEVER/ARBITER
TSB41LV03AI IEEE 1394a THREE-PORT CABLE TRANSCEIVER/ARBITER
TSC692E 672-pin FineLine BGA
TSC695F IC,FPGA,57120-CELL,CMOS,BGA,1020PIN,PLASTIC
相關代理商/技術參數
參數描述
TSB41BA3IPFP 制造商:Rochester Electronics LLC 功能描述:1394B-2002 3-PORT PHYSICAL LAYER DEVICE - Bulk 制造商:Texas Instruments 功能描述:CBL TRNSCVR 6TR 6TX 6RX 80HTQFP - Trays
TSB41BA3PFP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:CBL TRNSCVR 6TR 6TX 6RX 80HTQFP - Trays
TSB41LV01 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394A ONE-PORT CABLE TRANSCEIVER/ARBITER
TSB41LV01PAP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TSB41LV02 WAF 制造商:Texas Instruments 功能描述:
主站蜘蛛池模板: 容城县| 郸城县| 光泽县| 阳信县| 虞城县| 麻阳| 马关县| 兴海县| 阿城市| 万盛区| 白银市| 苗栗县| 体育| 固镇县| 光山县| 本溪市| 鄄城县| 海宁市| 乌拉特中旗| 沙洋县| 岑溪市| 丽水市| 芦溪县| 鱼台县| 永春县| 北川| 化隆| 嘉黎县| 宜兴市| 荆州市| 阳泉市| 陵水| 武清区| 沙雅县| 临武县| 高邑县| 武宣县| 思茅市| 政和县| 永新县| 儋州市|