- 您現在的位置：買賣IC網 > PDF目錄382686 > TSB41BA3-EP IC APEX 20KE FPGA 400K 672-FBGA PDF資料下載
參數資料
| 型號： | TSB41BA3-EP |
| 英文描述： | IC APEX 20KE FPGA 400K 672-FBGA |
| 中文描述： | 軍事增強塑料的IEEE 1394b三端口電纜收發器/仲裁器 |
| 文件頁數： | 44/50頁 |
| 文件大小： | 662K |
| 代理商： | TSB41BA3-EP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當前第44頁第45頁第46頁第47頁第48頁第49頁第50頁
SLLS418G
–
JUNE 2000
–
REVISED JANUARY 2003
44
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
interface reset and disable (continued)
The sequence of events for resetting the PHY-LLC interface when it is in the nondifferentiated mode of operation
(ISO terminal is high) is as follows:
1
a.
Normal operation. Interface is operating normally, with LPS asserted, SYSCLK active, status and
packet data reception and transmission via the CTL and D lines, and request activity via the LREQ line.
In the above diagram, the LPS signal is shown as a non-pulsed level signal. However, it is permissible
to use a pulsed signal for LPS in a direct connection between the PHY and LLC; a pulsed signal is
required when using an isolation barrier (whether of the TI bus holder type or Annex J type).
LPS deasserted. The LLC deasserts the LPS signal and, within 1
μ
s, terminates any request or interface
bus activity, places its CTL and D outputs into a high-impedance state, and drives its LREQ output low.
Interface reset. After T
LPS_RESET
time, the PHY determines that LPS is inactive, terminates any
interface bus activity, and drives its CTL and D outputs low. The PHY-LLC interface is now in the reset
state.
Interface restored. After the minimum T
RESTORE
time, the LLC may again assert LPS active. When LPS
is asserted, the interface initializes as described below.
b.
c.
d.
If the LLC continues to keep the LPS signal deasserted, it requests that the interface be disabled. The PHY
disables the interface when it observes that LPS has been deasserted for T
LPS_DISABLE
. When the interface
is disabled, the PHY sets its CTL and D outputs as stated above for interface reset, but also stops SYSCLK
activity. The interface is also placed into the disabled condition upon a hardware reset of the PHY. The timing
for interface disable is shown in Figure 24 and Figure 25.
When the interface is disabled, the PHY enters a low-power state if none of its ports is active.
SYSCLK
ISO
(Low)
(a)
(c)
(b)
CTL0, CTL1
D0
–
D7
LREQ
LPS
(d)
TLPS_RESET
TLPS_DISABLE
TLPSL
TLPSH
Figure 24. Interface Disable, ISO Low
相關PDF資料 |
PDF描述 |
|---|---|
| TSB41LV03PFP | IC APEX 20KE FPGA 600K 652-BGA |
| TSB41AB2I | IEEE 1394a-2000 TWO-PORT CABLE TRANSCEVER/ARBITER |
| TSB41LV03AI | IEEE 1394a THREE-PORT CABLE TRANSCEIVER/ARBITER |
| TSC692E | 672-pin FineLine BGA |
| TSC695F | IC,FPGA,57120-CELL,CMOS,BGA,1020PIN,PLASTIC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TSB41BA3IPFP | 制造商:Rochester Electronics LLC 功能描述:1394B-2002 3-PORT PHYSICAL LAYER DEVICE - Bulk 制造商:Texas Instruments 功能描述:CBL TRNSCVR 6TR 6TX 6RX 80HTQFP - Trays |
| TSB41BA3PFP | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:CBL TRNSCVR 6TR 6TX 6RX 80HTQFP - Trays |
| TSB41LV01 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394A ONE-PORT CABLE TRANSCEIVER/ARBITER |
| TSB41LV01PAP | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: |
| TSB41LV02 WAF | 制造商:Texas Instruments 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。