- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382721 > UDA1352HL (NXP SEMICONDUCTORS) 48 kHz IEC 60958 audio DAC PDF資料下載
參數(shù)資料
| 型號(hào)： | UDA1352HL |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | 48 kHz IEC 60958 audio DAC |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-313-2, LQFP-48 |
| 文件頁數(shù)： | 30/64頁 |
| 文件大?。?/td> | 262K |
| 代理商： | UDA1352HL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
2003 Mar 25
30
Philips Semiconductors
Preliminary specification
48 kHz IEC 60958 audio DAC
UDA1352HL
11.4
Timing characteristics
11.4.1
F
REQUENCY REQUIREMENTS
The SPDIF specification IEC 60958 supports the following
three levels of clock accuracy:
Level I: High accuracy; requires the transmitted
sampling frequency to have a tolerance of within
50
×
10
6
Level II: Normal accuracy; requires all receivers to have
an input sampling frequency of within 1000
×
10
6
of the
nominal sampling frequency
Level III: Variable pitch shifted clock mode; allows a
sampling frequency deviation of 12.5% of the nominal
sampling frequency.
11.4.2
R
ISE AND FALL TIMES
Rise and fall times (see Fig.16) are defined as:
Rise time =
Fall time =
Rise and fall times should be in the range:
0% to 20% when the data bit is a logic 1
0% to 10% when two consecutive data bits are both
logic 0.
11.4.3
D
UTY CYCLE
The duty cycle (see Fig.16) is defined as:
Duty cycle =
The duty cycle should be in the range:
40% to 60% when the data bit is a logic 1
45% to 55% when two consecutive data bits are both
logic 0.
t
+
t
L
t
H
)
--------------------
100%
×
t
+
t
L
t
H
)
--------------------
100%
×
t
+
t
L
t
H
(
)
--------------------
100%
×
handbook, halfpage
90%
tH
50%
10%
MGU612
tr
tf
tL
Fig.16 Rise and fall times.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UDA1360 | Low-voltage low-power stereo audio ADC |
| UDA1360TS | Low-voltage low-power stereo audio ADC |
| UDA1361 | 96 kHz sampling 24-bit stereo audio ADC |
| UDA1380 | Stereo audio coder-decoder for MD, CD and MP3 |
| UDA1380TT | Stereo audio coder-decoder for MD, CD and MP3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UDA1352TS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:48 kHz IEC 60958 audio DAC |
| UDA1352TS/N3 | 制造商:NXP Semiconductors 功能描述:IC DAC AUDIO 48KHZ 28-SSOP 制造商:NXP Semiconductors 功能描述:IC, DAC, AUDIO, 48KHZ, 28-SSOP, Resolution (Bits):20bit, Input Channel Type:Seri |
| UDA1352TS/N3,112 | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC DAC 2CH Interpolatio Filter 28-Pin RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| UDA1352TS/N3,118 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC DAC 2CH Interpolatio Filter 28-Pin RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| UDA1352TS/N3112 | 制造商:Rochester Electronics LLC 功能描述: 制造商:NXP 功能描述: 制造商:NXP Semiconductors 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。