- 您現在的位置：買賣IC網 > PDF目錄382721 > UDA1380TT Stereo audio coder-decoder for MD, CD and MP3 PDF資料下載
參數資料
| 型號： | UDA1380TT |
| 元件分類： | 通用總線功能 |
| 英文描述： | Stereo audio coder-decoder for MD, CD and MP3 |
| 中文描述： | 立體聲音頻編碼器，可用于MD，CD和MP3解碼器 |
| 文件頁數： | 26/68頁 |
| 文件大?。?/td> | 278K |
| 代理商： | UDA1380TT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
2002 Sep 16
26
Philips Semiconductors
Product specification
Stereo audio coder-decoder
for MD, CD and MP3
UDA1380
10 I
2
C-BUS INTERFACE DESCRIPTION
The UDA1380 supports I
2
C-bus microcontroller interface
mode as well as the L3-bus mode; all features can be
controlled by the microcontroller with the same register
addresses as in the L3-bus mode.
The exchange of data and control information between the
microcontroller and the UDA1380 in I
2
C-bus mode is
accomplished through a serial hardware interface
comprising the following pins:
L3CLOCK/SCL: microcontroller interface clock line,
SCL
L3MODE: sets the bit A1of the I
2
C-bus device address
L3DATA/SDA: microcontroller interface data line, SDA.
Figure 20 shows the clock and data timing of the I
2
C-bus
transfer.
10.1
Addressing
Before any data is transmitted on the I
2
C-bus, the device
whichshouldrespondisaddressedfirst.Theaddressingis
always done with the first byte transmitted after the start
procedure. The UDA1380 device address is
[A6 to A0] 00110(A1)0, with bit A1 as the address
selection bit (two addresses possible).
10.1.1
D
EVICE ADDRESS
(
PIN
A1)
The UDA1380 acts as either a slave receiver or a slave
transmitter. Therefore the clock signal SCL is only an input
signal. The data signal SDA is a bidirectional line. Table 11
shows the device address of the UDA1380.
The device can be set to one of the two addresses by
using bit A1 (which is pin L3MODE) to select.
Table 11
I
2
C-bus device address
10.1.2
R
EGISTER ADDRESS
Table 12 shows the register address format of the
UDA1380. The register mapping in I
2
C-bus mode is the
same as for the L3-bus interface.
Table 12
I
2
C-bus register address
(MSB)
BIT
(LSB)
0
0
1
1
0
A1
0
R/W
(MSB)
BIT
(LSB)
0
A6
A5
A4
A3
A2
A1
A0
相關PDF資料 |
PDF描述 |
|---|---|
| UDA1384 | Multichannel audio coder-decoder |
| UDA1384H | Multichannel audio coder-decoder |
| UDN2878W-2 | 10A SCRS |
| UDZ2.4B | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
| UDZ10B | Low Current Operation at 250 ，Low Reverse Leakage,Low Noise Zener Diode |
相關代理商/技術參數 |
參數描述 |
|---|---|
| UDA1380TT/N2 | 制造商:PHILIP 功能描述: |
| UDA1380TT/N2,512 | 功能描述:接口—CODEC SSA CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| UDA1380TT/N2,518 | 功能描述:接口—CODEC SSA CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| UDA1380TT-T | 功能描述:接口—CODEC SSA CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| UDA1384 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Multichannel audio coder-decoder |
發布緊急采購，3分鐘左右您將得到回復。