欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: UDA1384
廠商: NXP Semiconductors N.V.
英文描述: Multichannel audio coder-decoder
中文描述: 多聲道音頻編碼解碼器
文件頁數: 44/55頁
文件大小: 276K
代理商: UDA1384
9397 750 14366
Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 02 — 17 January 2005
44 of 55
Philips Semiconductors
UDA1384
Multichannel audio coder-decoder
[1]
The input voltage can be up to 2 V (RMS) when the current through the ADC input pin is limited to approximately 1 mA by using a series
resistor.
[2]
The input voltage to the ADC scales proportionally with the power supply voltage.
15.1 Timing
Single-ended mode
V
o(rms)
V
o
output voltage (RMS value)
output voltage unbalance between
channels
(THD + N)/S total harmonic
distortion-plus-noise to signal ratio
at 0 dBFS digital input
-
-
1.0
< 0.1
-
-
V
dB
at 0 dBFS
at
20 dBFS
at
60 dBFS; A-weighted
code = 0; A-weighted
-
-
-
-
-
88
85
45
105
110
-
-
-
-
-
dB
dB
dB
dB
dB
S/N
α
cs
signal-to-noise ratio
channel separation
Table 66:
V
DDD
= V
DDA(AD)
= V
DDA(DA)
= 3.3 V; f
i
= 1 kHz; T
amb
= 25
°
C; R
L
= 22 k
; sampling frequency f
s
= 48 kHz; all voltages
referenced to ground (pins V
SS
); unless otherwise specified.
Symbol
Parameter
Conditions
Characteristics
…continued
Min
Typ
Max
Unit
Table 67:
V
DDD
= V
DDA(AD)
= V
DDA(AD)
= 2.7 V to 3.6 V; T
amb
=
20
°
C to +85
°
C; typical timing specified at sampling frequency
f
s
= 48 kHz; unless otherwise specified.
Symbol
Parameter
Conditions
System clock (see
Figure 16
)
T
sys
system clock cycle time
f
sys
= 256f
s
f
sys
= 384f
s
f
sys
= 512f
s
f
sys
= 768f
s
t
CWL
system clock LOW time
f
sys
< 19.2 MHz
f
sys
19.2 MHz
t
CWH
system clock HIGH time
f
sys
< 19.2 MHz
f
sys
19.2 MHz
I
2
S-bus interface
Serial data of audio ADC and DAC (see
Figure 17
)
f
BCK
audio bit clock frequency
T
cy(BCK)
BCK cycle time
t
BCKH
bit clock HIGH time
t
BCKL
bit clock LOW time
t
r
rise time
t
f
fall time
t
su(WS)
word select set-up time
t
h(WS)
word select hold time
t
su(DATAI)
data input set-up time
t
h(DATAI)
data input hold time
t
h(DATAO)
data output hold time
Timing
Min
Typ
Max
Unit
[1]
35
81
54
41
27
-
-
-
-
780
520
390
260
0.7T
sys
0.6T
sys
0.7T
sys
0.6T
sys
ns
ns
ns
ns
ns
ns
ns
ns
[1]
23
[1]
17
[1]
17
0.3T
sys
0.4T
sys
0.3T
sys
0.4T
sys
[2]
-
-
-
-
-
-
-
-
-
-
-
-
12.8
78
-
-
20
20
-
-
-
-
-
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
-
30
30
-
-
10
10
10
10
0
相關PDF資料
PDF描述
UDA1384H Multichannel audio coder-decoder
UDN2878W-2 10A SCRS
UDZ2.4B Low Current Operation at 250 ,Low Reverse Leakage,Low Noise Zener Diode
UDZ10B Low Current Operation at 250 ,Low Reverse Leakage,Low Noise Zener Diode
UDZ12B Low Current Operation at 250 ,Low Reverse Leakage,Low Noise Zener Diode
相關代理商/技術參數
參數描述
UDA1384H 功能描述:編碼器、解碼器、復用器和解復用器 LO CST MULTICH CODEC RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數: 線路數量(輸入/輸出):2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray
UDA1384H/N1,518 功能描述:編碼器、解碼器、復用器和解復用器 LOW COST MULTICHANNEL CODEC RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數: 線路數量(輸入/輸出):2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray
UDA1384H/N1,557 功能描述:編碼器、解碼器、復用器和解復用器 LOW COST MULTICHANNEL CODEC RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數: 線路數量(輸入/輸出):2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray
UDA1384H-T 功能描述:編碼器、解碼器、復用器和解復用器 LO CST MULTICH CODEC RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數: 線路數量(輸入/輸出):2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray
UDA1431T 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:16-bit, 48 kHz, low-cost stereo current DAC
主站蜘蛛池模板: 晋州市| 镇巴县| 安岳县| 浑源县| 宝丰县| 承德县| 沈阳市| 蒙城县| 湖北省| 沐川县| 安阳县| 河北区| 巴里| 宝鸡市| 施甸县| 长白| 增城市| 岳普湖县| 博兴县| 周口市| 田林县| 新密市| 南丰县| 黎川县| 闻喜县| 涿州市| 三亚市| 白银市| 福州市| 西城区| 太和县| 博野县| 大邑县| 棋牌| 辽中县| 兰坪| 女性| 响水县| 鄂托克旗| 读书| 唐海县|