欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 73S1209F-68IMR/F
廠商: TERIDIAN SEMICONDUCTOR CORP
元件分類: 電源管理
英文描述: POWER SUPPLY MANAGEMENT CKT, QCC68
封裝: LEAD FREE, QFN-68
文件頁數: 109/123頁
文件大小: 1385K
代理商: 73S1209F-68IMR/F
73S1209F Data Sheet
DS_1209F_004
STX Data Register (STXData): 0xFE07
0x00
Table 80: The STXData Register
MSB
LSB
STXDAT.7 STXDAT.6 STXDAT.5 STXDAT.4 STXDAT.3 STXDAT.2 STXDAT.1 STXDAT.0
Bit
Function
STXData.7
Data to be transmitted to smart card. Gets stored in the TX FIFO and then extracted by
the hardware and sent to the selected smart card. When the MPU reads this register,
the byte pointer is changed to effectively “read out” the data. Thus, two reads will
always result in an “empty” FIFO condition. The contents of the FIFO registers are not
cleared, but will be overwritten by writes.
STXData.6
STXData.5
STXData.4
STXData.3
STXData.2
STXData.1
STXData.0
SRX Control/Status Register (SRXCtl): 0xFE08
0x00
This register is used to monitor reception of data from the smart card.
Table 81: The SRXCtl Register
MSB
LSB
BIT9DAT
LASTRX
CRCERR
RXFULL
RXEMTY
RXOVRR PARITYE
Bit
Symbol
Function
SRXCtl.7
BIT9DAT
Bit 9 Data – When in sync mode and with MODE9/8B set, this bit will contain
the data on IO (or SIO) pin that was sampled on the ninth CLK (or SCLK) rising
edge. This is used to read data in synchronous 9-bit formats.
SRXCtl.6
SRXCtl.5
LASTRX
Last RX Byte – User sets this bit during the reception of the last byte. When
byte is received and this bit is set, logic checks CRC to match 0x1D0F (T=1
mode) or LRC to match 00h (T=1 mode), otherwise a CRC or LRC error is
asserted.
SRXCtl.4
CRCERR
(Read only) 1 = CRC (or LRC) error has been detected.
SRXCtl.3
RXFULL
(Read only) RX FIFO is full. Status bit to indicate RX FIFO is full.
SRXCtl.2
RXEMTY
(Read only) RX FIFO is empty. This is only a status bit and does not generate
a RX interrupt.
SRXCtl.1
RXOVRR
RX Overrun – (Read Only) Asserted when a receive-over-run condition has
occurred. An over-run is defined as a byte was received from the smart card
when the RX FIFO was full. Invalid data may be in the receive FIFO. Firmware
should take appropriate action. Cleared when read. Additional writes to the
RX FIFO are discarded when a RXOVRR occurs until the overrun condition is
cleared. Will generate RXERR interrupt.
SRXCtl.0
PARITYE
Parity Error – (Read only) 1 = The logic detected a parity error on incoming
data from the smart card. Cleared when read. Will generate RXERR interrupt.
86
Rev. 1.2
相關PDF資料
PDF描述
73S1209F-68IM/F POWER SUPPLY MANAGEMENT CKT, QCC68
73S1209F-44IMR/F POWER SUPPLY MANAGEMENT CKT, QCC44
73S1209F-44IM/F POWER SUPPLY MANAGEMENT CKT, QCC44
73S1210F-44IMR/F 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC44
73S1210F-68IM/F/P 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC68
相關代理商/技術參數
參數描述
73S1209F-68M/F/P1 功能描述:8位微控制器 -MCU Contained 80515-SoC Serial Hst Interface RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
73S1209F-EB 功能描述:開發板和工具包 - 8051 73S1209F Eval Brd (Doc. Cd, Cable) RoHS:否 制造商:Silicon Labs 產品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓:
73S1209F-IM44 DK 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Dev Kit Eval Bd Ice Cable Cd
73S1209F-IM44 EB 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Eval Brd Eval Bd Doc Cd Cable
73S1209F-IM68 DK 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Dev Kit Eval Bd Ice Cable Cd
主站蜘蛛池模板: 香港 | 留坝县| 五原县| 镇安县| 浦东新区| 麻栗坡县| 游戏| 湾仔区| 丹棱县| 伽师县| 南城县| 伊春市| 镇康县| 宣恩县| 丰宁| 临朐县| 威信县| 拜泉县| 那坡县| 巴彦淖尔市| 从江县| 台南市| 大邑县| 梨树县| 扬中市| 宁阳县| 龙山县| 五寨县| 农安县| 上栗县| 大连市| 南宫市| 嘉义市| 龙里县| 永丰县| 来安县| 乐东| 泽库县| 开封县| 阿巴嘎旗| 夹江县|