欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 73S1209F-68IMR/F
廠商: TERIDIAN SEMICONDUCTOR CORP
元件分類: 電源管理
英文描述: POWER SUPPLY MANAGEMENT CKT, QCC68
封裝: LEAD FREE, QFN-68
文件頁數: 65/123頁
文件大小: 1385K
代理商: 73S1209F-68IMR/F
73S1209F Data Sheet
DS_1209F_004
Timer/Counter Control Register (TCON): 0x88
0x00
Table 43: The TCON Register
MSB
LSB
TF1
TR1
TF0
TR0
IE1
IT1
IE0
IT0
Bit
Symbol
Function
TCON.7
TF1
The Timer 1 overflow flag is set by hardware when Timer 1 overflows.
This flag can be cleared by software and is automatically cleared when
an interrupt is processed.
TCON.6
TR1
Timer 1 Run control bit. If cleared, Timer 1 stops.
TCON.5
TF0
Timer 0 overflow flag set by hardware when Timer 0 overflows. This
flag can be cleared by software and is automatically cleared when an
interrupt is processed.
TCON.4
TR0
Timer 0 Run control bit. If cleared, Timer 0 stops.
TCON.3
IE1
External Interrupt 1 edge flag.
TCON.2
IT1
External interrupt 1 type control bit.
TCON.1
IE0
External Interrupt 0 edge flag.
TCON.0
IT0
External Interrupt 0 type control bit.
1.7.6 WD Timer (Software Watchdog Timer)
The software watchdog timer is a 16-bit counter that is incremented once every 24 or 384 clock cycles.
After a reset, the watchdog timer is disabled and all registers are set to zero. The watchdog consists of a
16-bit counter (WDT), a reload register (WDTREL), prescalers (by 2 and by 16), and control logic. Once
the watchdog starts, it cannot be stopped unless the internal reset signal becomes active.
WD Timer Start Procedure: The WDT is started by setting the SWDT flag. When the WDT register
enters the state 0x7CFF, an asynchronous WDTS signal will become active. The signal WDTS sets bit 6
in the IP0 register and requests a reset state. WDTS is cleared either by the reset signal or by changing
the state of the WDT timer.
Refreshing the WD Timer: The watchdog timer must be refreshed regularly to prevent the reset request
signal from becoming active. This requirement imposes an obligation on the programmer to issue two
instructions. The first instruction sets WDT and the second instruction sets SWDT. The maximum delay
allowed between setting WDT and SWDT is 12 clock cycles. If this period has expired and SWDT has
not been set, WDT is automatically reset, otherwise the watchdog timer is reloaded with the content of
the WDTREL register and WDT is automatically reset.
46
Rev. 1.2
相關PDF資料
PDF描述
73S1209F-68IM/F POWER SUPPLY MANAGEMENT CKT, QCC68
73S1209F-44IMR/F POWER SUPPLY MANAGEMENT CKT, QCC44
73S1209F-44IM/F POWER SUPPLY MANAGEMENT CKT, QCC44
73S1210F-44IMR/F 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC44
73S1210F-68IM/F/P 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC68
相關代理商/技術參數
參數描述
73S1209F-68M/F/P1 功能描述:8位微控制器 -MCU Contained 80515-SoC Serial Hst Interface RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
73S1209F-EB 功能描述:開發板和工具包 - 8051 73S1209F Eval Brd (Doc. Cd, Cable) RoHS:否 制造商:Silicon Labs 產品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓:
73S1209F-IM44 DK 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Dev Kit Eval Bd Ice Cable Cd
73S1209F-IM44 EB 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Eval Brd Eval Bd Doc Cd Cable
73S1209F-IM68 DK 制造商:Maxim Integrated Products 功能描述:Development Boards & Kits - 8051 73S1209F Dev Kit Eval Bd Ice Cable Cd
主站蜘蛛池模板: 清水县| 卫辉市| 竹山县| 肃南| 历史| 稻城县| 凤冈县| 固镇县| 滁州市| 荣昌县| 保定市| 武清区| 青铜峡市| 故城县| 南澳县| 望城县| 泰来县| 库伦旗| 弥渡县| 辉南县| 拉萨市| 民丰县| 江阴市| 阿荣旗| 宁德市| 乐安县| 来宾市| 桐庐县| 曲沃县| 八宿县| 邛崃市| 镇沅| 罗平县| 曲周县| 江门市| 郓城县| 阿瓦提县| 奉化市| 卫辉市| 临朐县| 云阳县|