- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373911 > AD7641 (Analog Devices, Inc.) 18-Bit, 2 MSPS SAR ADC PDF資料下載
參數(shù)資料
| 型號： | AD7641 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 18-Bit, 2 MSPS SAR ADC |
| 中文描述： | 18位，2 MSPS的SAR型ADC |
| 文件頁數(shù)： | 10/24頁 |
| 文件大小： | 324K |
| 代理商： | AD7641 |
AD7641
Preliminary Technical Data
TERMINOLOGY
Integral Nonlinearity Error (INL)
Linearity error refers to the deviation of each individual code
from a line drawn from negative full scale through positive full
scale. The point used as negative full scale occurs 1/2 LSB before
the first code transition. “Positive full scale” is defined as a level
1 1/2 LSB beyond the last code transition. The deviation is
measured from the middle of each code to the true straight line.
Rev. Pr E | Page 10 of 24
Differential Nonlinearity Error (DNL)
In an ideal ADC, code transitions are 1 LSB apart. Differential
nonlinearity is the maximum deviation from this ideal value. It
is often specified in terms of resolution for which no missing
codes are guaranteed.
Gain Error
The first transition (from 000 . . . 00 to 000 . . . 01) should occur
for an analog voltage 1/2 LSB above the nominal – full scale
(2.047992 V for the ±2.048V range). The last transition (from
111 . . . 10 to 111 . . . 11) should occur for an analog voltage
1 LSB below the nominal full scale (2.047977 V for the
±2.048V range). The gain error is the deviation of the difference
between the actual level of the last transition and the actual
level of the first transition from the difference between the ideal
levels.
Zero Error
The zero error is the difference between the ideal mid-scale
input voltage (0 V) and the actual voltage producing the mid-
scale output code.
Spurious Free Dynamic Range (SFDR)/
The difference, in decibels (dB), between the rms amplitude of
the input signal and the peak spurious signal.
Effective Number of Bits (ENOB)
ENOB is a measurement of the resolution with a sine wave
input. It is related to S/(N+D) by the following formula:
(
.
/
+
=
dB
D
N
S
ENOB
[
]
)
.
)
02
76
and is expressed in bits.
Total Harmonic Distortion (THD)
THD is the ratio of the rms sum of the first five harmonic
components to the rms value of a full-scale input signal and is
expressed in decibels.
Dynamic Range
Dynamic range is the ratio of the rms value of the full scale to
the rms noise measured with the inputs shorted together. The
value for dynamic range is expressed in decibels.
Signal-to-Noise Ratio (SNR)
SNR is the ratio of the rms value of the actual input signal to the
rms sum of all other spectral components below the Nyquist
frequency, excluding harmonics and dc. The value for SNR is
expressed in decibels.
Signal to (Noise + Distortion) Ratio (S/[N+D])
S/(N+D) is the ratio of the rms value of the actual input signal
to the rms sum of all other spectral components below the
Nyquist frequency, including harmonics but excluding dc. The
value for S/(N+D) is expressed in decibels.
Aperture Delay
Aperture delay is a measure of the acquisition performance and
is measured from the falling edge of the CNVST input to when
the input signal is held for a conversion.
Transient Response
The time required for the AD7641 to achieve its rated accuracy
after a full-scale step function is applied to its input.
Reference Voltage Temperature Coefficient
The change of the internal reference output voltage V over the
operating temperature range and normalized by the output
voltage at 25°C, expressed in ppm/°C. The equation follows:
( )
(
25
°
C
V
(
)
( )
T
)
(
×
)
6
1
2
10
/
×
=
°
T
V
V
C
ppm
TCV
where:
V(25°C) = V at 25°C
V(T
2
) = V at Temperature 2
V(T
1
) = V at Temperature 1
Reference Voltage Long-Term Stability
Typical shift of output voltage at 25°C on a sample of parts
subjected to operation life test of 1000 hours at 125°C:
( )
( )
( )
V
where:
V(t
0
) = V at 25°C at Time 0
V(t
1
) = V at 25°C after 1,000 hours operation at 125°C
Reference Voltage Thermal Hysteresis
Thermal hysteresis is defined as the change of output voltage
after the device is cycled through temperature from +25°C to -
40°C to +125°C and back to +25°C. This is a typical value from
a sample of parts put through such a cycle
(
)
6
10
×
=
V
V
ppm
V
(
)
(
°
)
(
)
6
10
25
25
C
×
°
=
V
C
V
V
ppm
V
TC
HYS
where:
V(25°C) = V at 25°C
V
TC
= V at 25°C after temperature cycle at +25°C to -40°C to
+125°C and back to +25°C
相關PDF資料 |
PDF描述 |
|---|---|
| AD7641ACP | 18-Bit, 2 MSPS SAR ADC |
| AD7641ACPRL | ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84% |
| AD7641AST | 18-Bit, 2 MSPS SAR ADC |
| AD7641ASTRL | 18-Bit, 2 MSPS SAR ADC |
| AD7650 | 16-Bit 1 MSPS SAR Unipolar ADC with Ref |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7641ACP | 制造商:Analog Devices 功能描述:ADC SGL SAR 2MSPS 18BIT PARALLEL/SERL 48LFCSP - Trays |
| AD7641ACPRL | 制造商:Analog Devices 功能描述:ADC SGL SAR 2MSPS 18BIT PARALLEL/SERL 48LFCSP - Tape and Reel |
| AD7641AST | 制造商:Analog Devices 功能描述:ADC SGL SAR 2MSPS 18BIT PARALLEL/SERL 48LQFP - Bulk |
| AD7641ASTRL | 制造商:Analog Devices 功能描述:ADC SGL SAR 2MSPS 18BIT PARALLEL/SERL 48LQFP - Tape and Reel |
| AD7641BCPZ | 功能描述:IC ADC 18BIT 2MSPS SAR 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復。