- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373911 > AD7641 (Analog Devices, Inc.) 18-Bit, 2 MSPS SAR ADC PDF資料下載
參數(shù)資料
| 型號： | AD7641 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 18-Bit, 2 MSPS SAR ADC |
| 中文描述： | 18位，2 MSPS的SAR型ADC |
| 文件頁數(shù)： | 17/24頁 |
| 文件大小： | 324K |
| 代理商： | AD7641 |
Preliminary Technical Data
AD7641
INTERFACES
DIGITAL INTERFACE
The AD7641 has a versatile digital interface; it can be interfaced
with the host system by using either a serial or parallel interface.
The serial interface is multiplexed on the parallel data bus. The
AD7641 digital interface also accommodates both 2.5V, 3.3V or
5V logic with OVDD either at 2.5V or 3.3V. OVDD defines the
logic high output voltage. In most applications, the OVDD
supply pin of the AD7641 is connected to the host system
interface 2.5V or 3.3V digital supply. Finally, except in 18 bit
interface mode, by using the OB/2C input pin, both two’s
complement or straight binary coding can be used.
Rev. Pr E | Page 17 of 24
The two signals CS and RD control the interface. When at least
one of these signals is high, the interface outputs are in high
impedance. Usually, CS allows the selection of each AD7641 in
multi-circuits applications and is held low in a single AD7641
design. RD is generally used to enable the conversion result on
the data bus.
t1
t3
t4
t11
CNVST
BUSY
DATA
BUS
CS = RD = 0
t10
PREVIOUS CONVERSION DATA
NEW DATA
Figure 15. Master Parallel Data Timing for Reading (Continuous Read)
PARALLEL INTERFACE
The AD7641 is configured to use the parallel interface with
either a 18-bit, 16-bit or 8-bit bus width according to the Table
6. The data can be read either after each conversion, which is
during the next acquisition phase, or during the following
conversion as shown, respectively, in Figure 16 and Figure 17.
When the data is read during the conversion, however, it is
recommended that it is read only during the first half of the
conversion phase. That avoids any potential feedthrough
between voltage transients on the digital interface and the most
critical analog conversion circuitry. Please refer to Table 6 for a
detailed description of the different options available.
CURRENT
CONVERSION
BUSY
DATA
BUS
CS
RD
t
12
t
13
Figure 16. Slave Parallel Data Timing for Read (Read After Convert)
t
1
t
3
t
4
CS = 0
CNVST, RD
BUSY
PREVIOUS
CONVERSION
t
12
t
13
DATA
BUS
Figure 17. Slave Parallel Data Timing for Reading (Read During Convert)
CS
BYTESWAP
Pins D[15:8]
HI-Z
HIGH BYTE
LOW BYTE
HI-Z
HI-Z
HIGH BYTE
LOW BYTE
HI-Z
t12
t12
t13
Pins D[7:0]
RD
Figure 18. 8-Bit and 16-Bit Parallel Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7641ACP | 18-Bit, 2 MSPS SAR ADC |
| AD7641ACPRL | ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84% |
| AD7641AST | 18-Bit, 2 MSPS SAR ADC |
| AD7641ASTRL | 18-Bit, 2 MSPS SAR ADC |
| AD7650 | 16-Bit 1 MSPS SAR Unipolar ADC with Ref |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7641ACP | 制造商:Analog Devices 功能描述:ADC SGL SAR 2MSPS 18BIT PARALLEL/SERL 48LFCSP - Trays |
| AD7641ACPRL | 制造商:Analog Devices 功能描述:ADC SGL SAR 2MSPS 18BIT PARALLEL/SERL 48LFCSP - Tape and Reel |
| AD7641AST | 制造商:Analog Devices 功能描述:ADC SGL SAR 2MSPS 18BIT PARALLEL/SERL 48LQFP - Bulk |
| AD7641ASTRL | 制造商:Analog Devices 功能描述:ADC SGL SAR 2MSPS 18BIT PARALLEL/SERL 48LQFP - Tape and Reel |
| AD7641BCPZ | 功能描述:IC ADC 18BIT 2MSPS SAR 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復。