- 您現在的位置：買賣IC網 > PDF目錄373911 > AD7641 (Analog Devices, Inc.) 18-Bit, 2 MSPS SAR ADC PDF資料下載
參數資料
| 型號： | AD7641 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 18-Bit, 2 MSPS SAR ADC |
| 中文描述： | 18位，2 MSPS的SAR型ADC |
| 文件頁數： | 19/24頁 |
| 文件大小： | 324K |
| 代理商： | AD7641 |
Preliminary Technical Data
AD7641
Rev. Pr E | Page 19 of 24
EXT/INT = 0
RDC/SDIN = 1
INVSCLK = INVSYNC = 0
t
3
t
1
t
17
t
14
t
19
t
20
t
21
t
24
t
26
t
25
t
27
t
23
t
22
t
16
t
15
D17
D16
D2
D1
D0
X
1
2
3
16
17
18
t
18
BUSY
CS, RD
CNVST
SYNC
SCLK
SDOUT
Figure 20. Master Serial Data Timing for Reading (Read Previous Conversion During Convert)
External Discontinuous Clock Data Read After
Conversion
Though the maximum throughput cannot be achieved using
this mode, it is the most recommended of the serial slave
modes. Figure 21 shows the detailed timing diagrams of this
method. After a conversion is complete, indicated by BUSY
returning low, the result of this conversion can be read while
both CS and RD are low. The data is shifted out, MSB first, with
18 clock pulses and is valid on both rising and falling edge of
the clock.
Among the advantages of this method, the conversion
performance is not degraded because there are no voltage
transients on the digital interface during the conversion process.
Another advantage is to be able to read the data at any speed up
to 80 MHz which accommodates both slow digital host
interface and the fastest serial reading.
Finally, in this mode only, the AD7641 provides a “daisy-chain”
feature using the RDC/SDIN input pin for cascading multiple
converters together. This feature is useful for reducing
component count and wiring connections when desired as, for
instance, in isolated multiconverter applications.
An example of the concatenation of two devices is shown in
Figure 23. Simultaneous sampling is possible by using a
common CNVST signal. It should be noted that the RDC/SDIN
input is latched on the edge of SCLK opposite to the one used to
shift out the data on SDOUT.Hence, the MSB of the “upstream”
converter just follows the LSB of the “downstream” converter on
the next SCLK cycle.
相關PDF資料 |
PDF描述 |
|---|---|
| AD7641ACP | 18-Bit, 2 MSPS SAR ADC |
| AD7641ACPRL | ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84% |
| AD7641AST | 18-Bit, 2 MSPS SAR ADC |
| AD7641ASTRL | 18-Bit, 2 MSPS SAR ADC |
| AD7650 | 16-Bit 1 MSPS SAR Unipolar ADC with Ref |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7641ACP | 制造商:Analog Devices 功能描述:ADC SGL SAR 2MSPS 18BIT PARALLEL/SERL 48LFCSP - Trays |
| AD7641ACPRL | 制造商:Analog Devices 功能描述:ADC SGL SAR 2MSPS 18BIT PARALLEL/SERL 48LFCSP - Tape and Reel |
| AD7641AST | 制造商:Analog Devices 功能描述:ADC SGL SAR 2MSPS 18BIT PARALLEL/SERL 48LQFP - Bulk |
| AD7641ASTRL | 制造商:Analog Devices 功能描述:ADC SGL SAR 2MSPS 18BIT PARALLEL/SERL 48LQFP - Tape and Reel |
| AD7641BCPZ | 功能描述:IC ADC 18BIT 2MSPS SAR 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率（每秒）:20M 數據接口:并聯 轉換器數目:2 功率耗散（最大）:155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
發布緊急采購，3分鐘左右您將得到回復。