- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373915 > AD7722 (Analog Devices, Inc.) 16-Bit, 195 kSPS CMOS, Sigma-Delta ADC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7722 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | ADC |
| 英文描述： | 16-Bit, 195 kSPS CMOS, Sigma-Delta ADC |
| 中文描述： | 16位，195 kSPS的的CMOS，Σ-Δ模數(shù)轉(zhuǎn)換器 |
| 文件頁(yè)數(shù)： | 20/24頁(yè) |
| 文件大?。?/td> | 526K |
| 代理商： | AD7722 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
AD7722
–20–
REV. 0
serial data is made available on SDO after the rising edge of
SCO and can be latched on the SCO falling edge.
The master device is selected by setting TSI to a logic low and
connecting its FSO to DOE. The slave device is selected with its
TSI pin tied high, and both its FSI and DOE are controlled
from the master’s FSO. Since the FSO of the master controls
the DOE input of both the master and slave, one ADCs SDO is
active while the other is high impedance (Figure 40). When the
master transmits its conversion result during the first 16 SCO
cycles of a data transmission frame, the low level on DOE sets
the slave’s SDO high impedance. Once the master completes
transmitting its conversion data, its FSO goes high and triggers
the slave’s FSI to begin its data transmission frame.
Serial Interfacing to DSPs
In serial mode, the AD7722 can be interfaced directly to several
industry standard DSPs. In all cases, the AD7722 operates as
the master with the DSP operating as the slave. The AD7722
outputs its own serial clock (SCO) to transmit the digital word
on the SDO pin to a DSP. The DSP’s serial interface is synchro-
nized to the data transmission provided by the FSO signal.
Since the serial data clock from the AD7722 is always one-half
the CLKIN frequency, DSPs that can accept relatively high
serial clock frequencies are required. The ADSP-21xx family of
DSPs can operate with a maximum serial clock of 13.824 MHz;
the DSP56002 allows a maximum serial clock of 13.3 MHz;
while the TMS320C5x-57 accepts a maximum serial clock of
10.989 MHz. To interface the AD7722 to other DSPs, the
master clock frequency of the AD7722 can be reduced so that
the SCO frequency equals the maximum allowable frequency of
the serial clock input to the DSP. When the AD7722 is operated
with a lower CLKIN frequency (< 10 MHz), DSPs such as the
TMS320C20/C25 and DSP56000/1 can be used.
Figures 41 to 43 show the interfaces between the AD7722 and
several DSPs. In all cases, the interface control pins, TSI, DOE,
SFMT, CFMT, SYNC, and FSI can be permanently hardwired
together to either DGND or DVDD. Alternatively, SFMT or
CFMT can be tied either high or low to configure the serial data
interface for the particular format required by the DSP. The
frame synchronization signal, FSI, can be applied from the user’s
system control logic.
FSO
SDO
SCO
AD7722
RFS
DR
SCLK
ADSP-21xx
Figure 41. AD7722 to ADSP-21xx Interface
FSO
SDO
SCO
SC1
SRD
SCK
AD7722
DSP56001/2/3
Figure 42. AD7722 to DSP56000 Interface
FSO
SDO
SCO
FSR
DR
CLKR
AD7722
TMS320CXX
Figure 43. AD7722 to TMS320C20/25/50 Interface
Grounding and Layout
The analog and digital power supplies to the AD7722 are
independent and separately pinned out to minimize coupling
between analog and digital sections within the device. The
AD7722 should be treated as an analog component and
grounded and decoupled to the analog ground plane. All the
AD7722 ground pins should be soldered directly to a ground
plane to minimize series inductance. All converter power pins
should be decoupled to the analog ground plane. To achieve the
best decoupling, place surface mount capacitors as close as
possible to the device, ideally right up against the device pins.
The printed circuit board that houses the AD7722 should use
separate ground planes for the analog and the digital interface
circuitry. All converter power pins should be decoupled to the
analog ground plane, and all interface logic circuit power pins
should be decoupled to the digital ground plane. This facilitates
the use of ground planes, which can physically separate sensitive
analog components from the noisy digital system. Digital and
analog ground planes should only be joined in one place and
should not overlap to minimize capacitive coupling between
them.
Separate power supplies for AVDD and DVDD are also highly
desirable. The digital supply pin DVDD should be powered
from a separate analog supply, but if necessary DVDD may
share its power connection to AVDD. Refer to the connection
diagram (Figure 44). The 10
resistor, in series with the
DVDD pin, is required to dampen the effects of the fast
switching currents into the digital section of the AD7722. The
ferrite is also recommended to filter high frequency signals from
corrupting the analog power supply.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7722AS | 16-Bit, 195 kSPS CMOS, Sigma-Delta ADC |
| AD7723 | 16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC |
| AD7723BS | 16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC |
| AD7724AST | Dual CMOS Modulators |
| AD7724 | Dual CMOS Modulators |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7722AS | 制造商:Rochester Electronics LLC 功能描述:16-BIT SIGMA-DELTA CONVERTER I.C. - Bulk 制造商:Analog Devices 功能描述:A/D Converter (A-D) IC |
| AD7722AS-ES | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD7722ASZ | 功能描述:IC ADC 16BIT 195KSPS 44-MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7722CSZ | 制造商:Analog Devices 功能描述: |
| AD7723 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。