- 您現在的位置：買賣IC網 > PDF目錄373927 > AD7992BRM-0 (ANALOG DEVICES INC) 2-Channel, 12-Bit ADC with I2C Compatible Interface in 10-Lead MSOP PDF資料下載
參數資料
| 型號： | AD7992BRM-0 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 2-Channel, 12-Bit ADC with I2C Compatible Interface in 10-Lead MSOP |
| 中文描述： | 2-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO10 |
| 封裝： | MO-187-BA, MSOP-10 |
| 文件頁數： | 13/21頁 |
| 文件大?。?/td> | 266K |
| 代理商： | AD7992BRM-0 |
AD7992
–13–
REV. PrH
PRELIMINARY TECHNICAL DATA
Bit
D7
D6
Mnemonic
DONTCARE
Single/Dual
Comment
The value written to this bit determines the functionality of the V
IN
2/REF
IN
pin. When this bit
is 1 the pin takes on its Reference Input Function, REF
IN
, making the AD7992 a single
channel part. When this bit is a 0 the pin becomes a second analog input pin, V
IN
2, making the
AD7992 a Dual channel part..
These two channel address bits select which analog input channel is to be converted. A 1 in any
of bits D5 or D4 selects a channel for conversion. If more than one channel bit is set this
indicates that the alternating channel sequence is to be used. Table V shows how these two
channel address bits are decoded. If D5 is selected the part will operate in Dual channel mode,
with the Reference for the ADC being taken from the Supply voltage( D6 set to 0 for Dual
channel mode).
The value written to this bit of the Control Register determines whether the filtering on SDA
and SCL is enabled or to be bypassed. If this bit is a 1 then the the filtering is enabled, if it is
a 0, then the filtering is bypassed.
The hardware ALERT function is enabled if this bit is set to 1 and disabled if set to 0. This bit
is used in conjunction with the BUSY/ALERT bit to determine if the ALERT/BUSY pin will
act as an ALERT or a BUSY function. (See Table VI.)
This bit is used in conjunction with the ALERT EN bit to determine if the ALERT/BUSY
output, pin 8, will act as an ALERT or BUSY function (see TABLE V1), or if pin 8 is
configured as an ALERT output pin, if it is to be reset. When reading the Configuration
registerD1 will always be a 0 when D2 is a 1.
This bit determines the active polarity of the ALERT/BUSY pin regardless of whether it is
configured as an ALERT or BUSY output. It is active low if this bit is set to 0, and it is active
high if set to 1.
D5, D4 CH2,CH1
D3
FLTR
D2
ALERT EN
D1
BUSY/ALERT
D0
BUSY/ALERT
POLARITY
Table VI. ALERT/BUSY Function
D2
D1
ALERT/BUSY Pin Configuration
0
0
Pin does not provide any interrupt signal.
0
1
Pin configured as a BUSY output.
1
0
Pin configured as an ALERT output.
1
1
Resets ALERT output pin, Alert_Flag bit in
Conversion Result Reg, and entire Alert
Status Reg ( if any active).
CONVERSION RESULT REGISTER
The Conversion Result Register is a 16-bit read-only reg-
ister which stores the conversion reading from the ADC in
Straight Binary format. A two Byte read operation is nec-
essary to read data from this register. Table VIIa shows
the contents of the first byte to be read while Table VIIb
show the contents of the second byte to be read from
AD7992.
Table VIIa. Conversion Value Register (First Read)
D15
D14
D13
D12
D11
D10
D9
D8
Alert_Flag Zero
Zero CH I.D. MSB B10
B9
B8
Table VIIb. Conversion Value Register (Second Read)
D7
D6
D5
D4
D3
D2
D1
D0
B7
B6
B5
B4
B3
B2
B1
B0
The AD7992 conversion result consists of an Alert_Flag
bit, two leading zeros, a Channel Identifier bit and the 12
bit data result.
The Alert_Flag bit indicates whether the conversion result
being read has violated a limit register associated with the
channel. This is followed by two leading zeros and a
Channel Indentifier bit indicating which channel the con-
version result corresponds to. The 12-bit conversion result
then follows MSB first.
Table V. Channel Selection
D5
CH2 CH1
D4
Analog Input Channel
0
0
No Conversion
0
1
Convert on V
IN
1
Convert on V
IN
2
Sequence between Channel 1 and Channel 2,
beginning with Ch1
1
0
1
1
LIMIT REGISTERS
The AD7992 has two pairs of limit registers, each to store
high and low conversion limits for both analog input
channels. Each pair of limit registers has an associated
hysteresis register. All six registers are 16-bits wide, of
which only the 12 LSBs of each are used. On power-up,
the contents of the DATA
HIGH
register for each channel
will be fullscale, while the contents of the DATA
LOW
reg-
isters will be zeroscale by default.
相關PDF資料 |
PDF描述 |
|---|---|
| AD7992BRM-1 | 2-Channel, 12-Bit ADC with I2C Compatible Interface in 10-Lead MSOP |
| AD7994BRU-0 | 4-Channel, 12-/10-Bit ADCs with I2C Compatible Interface in 16-Lead TSSOP |
| AD7994BRU-1 | 4-Channel, 12-/10-Bit ADCs with I2C Compatible Interface in 16-Lead TSSOP |
| AD7993BRU-0 | 4-Channel, 12-/10-Bit ADCs with I2C Compatible Interface in 16-Lead TSSOP |
| AD7993 | 4-Channel, 12-/10-Bit ADCs with I2C Compatible Interface in 16-Lead TSSOP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7992BRM-0REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 188ksps 12-bit Serial 10-Pin MSOP T/R |
| AD7992BRM-1 | 制造商:Analog Devices 功能描述:ADC Single SAR 188ksps 12-bit Serial 10-Pin MSOP 制造商:Rochester Electronics LLC 功能描述:2-CHANNEL, 12-BIT ADC WITH 12C ITF I.C. - Bulk |
| AD7992BRM-1REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 188ksps 12-bit Serial 10-Pin MSOP T/R |
| AD7992BRMZ-0 | 功能描述:IC ADC 12BIT 2CHAN I2C 10MSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率（每秒）:20M 數據接口:并聯 轉換器數目:2 功率耗散（最大）:155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7992BRMZ-0REEL | 功能描述:IC ADC 12BIT 2CHAN I2C 10MSOP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:2,500 系列:- 位數:16 采樣率（每秒）:15 數據接口:MICROWIRE?，串行，SPI? 轉換器數目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應商設備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數目和類型:16 個單端，雙極；8 個差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
發布緊急采購，3分鐘左右您將得到回復。