- 您現在的位置：買賣IC網 > PDF目錄373969 > AD9848 (Analog Devices, Inc.) CCD Signal Processors with Integrated Timing Driver PDF資料下載
參數資料
| 型號： | AD9848 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | CCD Signal Processors with Integrated Timing Driver |
| 中文描述： | CCD信號處理器集成時序驅動 |
| 文件頁數： | 31/36頁 |
| 文件大小： | 347K |
| 代理商： | AD9848 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁
REV. 0
AD9848/AD9849
–31–
APPLICATIONS INFORMATION
External Circuit Configuration
The AD9848/AD9849 recommended circuit configuration for
External Mode is shown in Figure 21. All signals should be
carefully routed on the PCB to maintain low noise performance.
The CCD output signal should be connected to Pin 29 through
a 0.1
μ
F capacitor. The CCD timing signals H1–H4 and RG
should be routed directly to the CCD with minimum trace
lengths, as shown in Figures 22a and 22b. The digital outputs
and clock inputs are located on Pins 1–12 and Pins 36–48,
and should be connected to the digital ASIC, away from the
analog and CCD clock signals. The CLI signal from the ASIC
may be routed under the package to Pin 23. This will help separate
the CLI signal from the H1–H4 and RG signal routing.
Grounding and Decoupling Recommendations
As shown in Figure 21, a single ground plane is recommended
for the AD9848/AD9849. This ground plane should be as
continuous as possible, particularly around Pins 25 through 35.
This will ensure that all analog decoupling capacitors provide
the lowest possible impedance path between the power and
bypass pins and their respective ground pins. All decoupling
capacitors should be located as close as possible to the package
pins. Placing series resistors close to the digital output pins
(Pins 1–12, 47–48) may help reduce digital code transition
noise. If the digital outputs must drive a load larger than 20 pF,
buffering is recommended to minimize additional noise.
Power supply decoupling is very important in achieving low
noise performance. Figure 21 shows the local high frequency
decoupling capacitors, but additional capacitance is recom-
mended for lower frequencies. Additional capacitors and ferrite
beads can further reduce noise.
3V
DIGITAL
SUPPLY
SERIAL
INTERFACE
3
CCD
SIGNAL
CLOCK
INPUTS
6
0.1 F
36
35
34
33
32
31
30
29
28
27
26
25
3V
DRIVER
SUPPLY
13 14 15 16
CLOCK
INPUT
17 18 19 20 21 22 23 24
1
2
RG DRIVER
SUPPLY
3
H DRIVER
SUPPLY
4
5
6
7
8
9
10
11
3V
ANALOG
SUPPLY
12
48 47 46 45 44
39 38 37
43 42 41 40
PIN 1
TOP VIEW
(Not to Scale)
SL
REFT
REFB
CMLEVEL
AVSS3
AVDD3
BYP3
CCDIN
BYP2
BYP1
AVDD2
AVSS2
0.1 F
D2
D3
D4
D5
D6
1 F
DVSS3
DVDD3
1 F
D7
D8
D9
D10
AD9849
(MSB) D11
D
D
3V
ANALOG
SUPPLY
D
D
H
V
P
H
C
0.1 F
C
S
S
H
H
D
D
H
H
D
R
D
A
C
A
3V
ANALOG
SUPPLY
DATA
OUTPUTS
12
0.1 F 0.1 F 0.1 F
0.1 F
0.1 F
0.1 F
0.1 F
0.1 F
0.1 F
HIGH-SPEED
CLOCKS
5
Figure 21. Recommend Circuit Configuration for External Mode
相關PDF資料 |
PDF描述 |
|---|---|
| AD9849 | CCD Signal Processors with Integrated Timing Driver |
| AD9849KST | CCD Signal Processors with Integrated Timing Driver |
| AD9851 | CMOS 180 MHz DDS/DAC Synthesizer |
| AD9852 | CMOS 300MHz Complete-DDS Synthesizer |
| AD9853 | Programmable Digital QPSK/16-QAM Modulator(可編程數字的四相移鍵控/16-正交幅度調制的調節器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9848AKST | 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V/3.3V 48-Pin LQFP 制造商:Analog Devices 功能描述:AFE VID 1ADC 10-BIT 3V/3V/3.3V/3.3V/3.3V/3.3V/3.3V 48LQFP - Bulk 制造商:Rochester Electronics LLC 功能描述:10 BIT 20 MSPS CCD SIGNAL PROCESSOR - Tape and Reel |
| AD9848AKSTRL | 制造商:Analog Devices 功能描述:AFE Video 1ADC 10-Bit 3V/3.3V 48-Pin LQFP T/R 制造商:Analog Devices 功能描述:AFE VID 1ADC 10-BIT 3V/3V/3.3V/3.3V/3.3V/3.3V/3.3V 48LQFP - Tape and Reel |
| AD9848AKSTZ | 制造商:Analog Devices 功能描述: |
| AD9848AKSTZRL | 制造商:Analog Devices 功能描述: |
| AD9848KST | 制造商:Rochester Electronics LLC 功能描述:10 BIT 18 MSPS 3V AFE & T - Bulk |
發布緊急采購，3分鐘左右您將得到回復。