- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373969 > AD9853 (Analog Devices, Inc.) Programmable Digital QPSK/16-QAM Modulator(可編程數(shù)字的四相移鍵控/16-正交幅度調(diào)制的調(diào)節(jié)器) PDF資料下載
參數(shù)資料
| 型號： | AD9853 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Programmable Digital QPSK/16-QAM Modulator(可編程數(shù)字的四相移鍵控/16-正交幅度調(diào)制的調(diào)節(jié)器) |
| 中文描述： | 可編程數(shù)字QPSK/16-QAM調(diào)制器（可編程數(shù)字的四相移鍵控/ 16 -正交幅度調(diào)制的調(diào)節(jié)器） |
| 文件頁數(shù)： | 12/31頁 |
| 文件大小： | 339K |
| 代理商： | AD9853 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
AD9853
–12–
REV. A
NOTES ON BURST TRANSMISSION OPERATION:
1. PACKET LENGTH = NUMBER OF INFORMATION BYTES, K
2. IN FEC MODE T
X
ENABLE MUST BE KEPT HIGH FOR N
3
(K+2T) BYTES WHERE N IS THE NUMBER OF CODEWORDS
3. IF NECESSARY, ZERO FILL THE LAST CODEWORD TO REACH ASSIGNED K DATA BYTES PER CODEWORD
4. THE INPUT DATA IS SAMPLED AT THE BIT RATE FREQUENCY (f
B
) WITH THE FIRST SAMPLE TAKEN AT 2
RISING EDGE OF T
X
ENABLE
5. PREAMBLE DELAY =
6. DATA RATE MUST BE EXACT SUB-MULTIPLE OF REFERENCE CLOCK.
1
3
(f
B
)
(# OF PREAMBLE BITS)
(BIT RATE FREQUENCY)
FRAME STRUCTURE: MIN T
ENABLE LOW TIME = PREAMBLE + 8 SYMBOLS. (EQUATES TO 8 SYMBOLS
MINIMUM SPACING BETWEEN BURSTS WITH NO CHANGE IN PROFILE)
T
X
ENABLE
NOTE: DATA RATE MUST BE PRECISELY
SYNCHRONIZED WITH RISING EDGE
OF T
X
ENABLE
D1
D2
D3
D4
D5
D6
D7
DN
DON'T CARE
D1
D2
D3
D4
D5
D6
D7 DN
DON'T CARE
DATA PACKET = K BYTES
FEC PARITY
FEC PARITY
DATA PACKET = K BYTES
T
X
ENABLE TO
A
OUT
LATENCY
DATA IN
INTERNAL CODE-
WORD STRUCTURE
AT R-S OUTPUT
FRAME STRUCTURE FOR MULTIPLE CODE WORDS OR CONTINOUS TRANSMISSION:
D1
D2
D3
D4
D5
D6
D7 DN
DON'T CARE
D1
D2
D3 D4
D5
D6
D7 DN
DON'T CARE
DATA PACKET = K BYTES
FEC PARITY
DATA PACKET = K BYTES
FEC PARITY
T
X
ENABLE
DATA IN
INPUT DATA PROCESSING:
T
X
ENABLE
D1
D59
DN
D60
D61
D62
D63
D64
D65
D1
D2
D2
D3
D4
D5
DATA
PACKET
AND
FEC PARITY
CODEWORD(S)
PREAMBLE
COMPLETE FRAME AS PRESENTED TO MODULATOR ENCODER:
INTERNAL
BIT CLOCK
DATA IN
ENCODER
INPUT
PREAMBLE LENGTH = 96 BITS MAXIMUM
DURING THIS INTERVAL THE DATA IS R-S ENCODED, RANDOMIZED, AND
DELAYED TO SYNCHRONIZE WITH THE END OF THE PREAMBLE DATA.
ONE CODEWORD
ONE CODEWORD
PREAMBLE INSERTION
Figure 26. Data Framing and Processing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9854 | CMOS 300MHz Quadrature Complete-DDS |
| AD9858TLPCB | 1 GSPS Direct Digital Synthesizer |
| AD9858BSV | 1 GSPS Direct Digital Synthesizer |
| AD9858PCB | 1 GSPS Direct Digital Synthesizer |
| AD9858 | 1 GSPS Direct Digital Synthesizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9853-45PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Programmable Digital OPSK/16-QAM Modulator |
| AD9853-65PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Programmable Digital OPSK/16-QAM Modulator |
| AD9853AS | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD9854 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS 300 MHz Quadrature Complete-DDS |
| AD9854/PCB | 制造商:Analog Devices 功能描述:Evaluation Board For IC Digital Synthesizer Single 制造商:Analog Devices 功能描述:Direct Digital Synthesizer IC (DDS) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。