- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373969 > AD9858FDPCB (Analog Devices, Inc.) 1 GSPS Direct Digital Synthesizer PDF資料下載
參數(shù)資料
| 型號： | AD9858FDPCB |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | XO, clock |
| 英文描述： | 1 GSPS Direct Digital Synthesizer |
| 中文描述： | 1 GSPS的直接數(shù)字頻率合成器 |
| 文件頁數(shù)： | 18/32頁 |
| 文件大小： | 1412K |
| 代理商： | AD9858FDPCB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD9858
phase value before the change, but at the new tuning word’s
phase increment value (FTW). (Note that this is not the same as
phase-coherent over frequency changes; see Figure 31.)
Rev. A | Page 18 of 32
The maximum usable frequency in the fundamental range of
the DDS is typically between 40% and 45% of the Nyquist
frequency, depending on the reconstruction filter. With a 1 GHz
SYSCLK, the AD9858 is capable of producing maximum output
frequencies of between 400 MHz and 450 MHz, depending on
the reconstruction filter and the application system
requirements.
REFERENCE SIGNAL
F
REF
= A
F
REF
= A
F
REF
= A
F
OUT
= 2A
F
OUT
= 2A
F
OUT
= A
θ
=
θ
REF
F
OUT
= A
θ
=
θ
REF
F
OUT
= 2A
θ
= 2
θ
REF
+Φ + Φ
'
F
OUT
= A
θ
=
θ
REF
PHASE COHERENT
PHASE CONTINUOUS
WHERE
θ
= PHASE OF OUTPUT SIGNAL,
Φ
= PHASE AT TIME OF FIRST FREQUENCY
TRANSITION, AND
Φ
' = PHASE AT TIME OF SECOND FREQUENCY TRANSITION.
θ
= 2
θ
REF
Φ
θ
= 2
θ
REF
0
For a desired output frequency (FO) and sampling rate
(SYSCLK), the frequency tuning word (FTW) of the AD9858 is
calculated according to the following equation
(
FO
FTW
×
=
)
SYSCLK
N
/
2
where
N
is the phase accumulator resolution in bits (32 in the
AD9858), FO is in Hz, and the FTW is a decimal number.
Once a decimal number has been calculated, it must be rounded
to an integer and converted to a 32-bit binary value. The
frequency resolution of the AD9858 is 0.233 Hz when the
SYSCLK is 1 GHz.
Frequency-Sweeping Mode
The AD9858 provides automated frequency sweeping capability.
This allows the AD9858 to generate frequency-swept signals for
chirped radar or other applications. The AD9858 includes
features that automate much of the task of executing frequency
sweeps.
Figure 31. The Difference between a Phase Continuous
Frequency Change and a Phase Coherent Frequency Change
Single-Tone Mode
When in single-tone mode, the AD9858 generates a signal, or
tone, of a single desired frequency. This frequency is set by the
value loaded by the user into the chip’s frequency tuning word
(FTW) register. This frequency can be between 0 Hz and
somewhat below one-half of the DAC sampling frequency
(SYSCLK). One-half of the sampling frequency is commonly
called the Nyquist frequency. The practical upper limit to the
fundamental frequency range of a DDS is determined by the
characteristics of the external low-pass filter, known as the
reconstruction filter, which must follow the DAC output of the
DDS. This filter reconstructs the desired analog sine wave
output signal from the stream of sampled amplitude values
output by the DAC at the sample rate (SYSCLK).
The frequency sweep feature is implemented through the use of
a frequency accumulator (not to be confused with the phase
accumulator). The frequency accumulator repeatedly adds a
frequency incremental quantity to the current value, thereby
creating new instantaneous frequency tuning words, causing the
frequency generated by the DDS to change with time. The
frequency increment, or step size, is loaded into a register
known as the delta frequency tuning word (DFTW). The rate at
which the frequency is incremented is set by another register,
the delta frequency ramp rate word (DFRRW). Together these
two registers enable the AD9858 to sweep from a beginning
frequency set by the FTW, upwards or downwards, at a desired
rate and frequency step size. The result is a linear frequency
sweep or chirp.
A DDS is a sampled-data system. As the fundamental frequency
of the DDS approaches the Nyquist frequency, the lower first
image approaches the Nyquist frequency from above. As the
fundamental frequency approaches the Nyquist frequency, it
becomes difficult, and finally impossible, to design and
construct a low-pass filter that will provide adequate
attenuation for the first image frequency component.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9859 | 400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer |
| AD9859YSV | 400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer |
| AD9859YSV-REEL7 | 400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer |
| AD9862PCB | Mixed-Signal Front-End (MxFE⑩) Processor for Broadband Communications |
| AD9860 | Mixed-Signal Front-End (MxFE⑩) Processor for Broadband Communications |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9858PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:1 GSPS Direct Digital Synthesizer |
| AD9858TLPCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:1 GSPS Direct Digital Synthesizer |
| AD9858XSV | 制造商:Analog Devices 功能描述: |
| AD9859 | 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer |
| AD9859/PCB | 制造商:Analog Devices 功能描述:NCO, 400MSPS 10 BIT, 1.8V CMOS DIRECT DGTL SYNTHESIZER - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。