- 您現在的位置：買賣IC網 > PDF目錄373969 > AD9858FDPCB (Analog Devices, Inc.) 1 GSPS Direct Digital Synthesizer PDF資料下載
參數資料
| 型號： | AD9858FDPCB |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | XO, clock |
| 英文描述： | 1 GSPS Direct Digital Synthesizer |
| 中文描述： | 1 GSPS的直接數字頻率合成器 |
| 文件頁數： | 5/32頁 |
| 文件大小： | 1412K |
| 代理商： | AD9858FDPCB |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD9858
Parameter
Rev. A | Page 5 of 32
Temp
Test
Level
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
V
IV
IV
IV
IV
Min
Typ
Max
Unit
TIMING CHARACTERISTICS
Serial Control Bus
Maximum Frequency
Minimum Clock Pulse Width Low (t
PWL
)
Minimum Clock Pulse Width High (t
PWH
)
Maximum Clock Rise/Fall Time
Minimum Data Setup Time (t
DS
)
Mimimum Data Hold Time (t
DH
)
Maximum Data Valid Time (t
DV
)
Parallel Control Bus
WR Minimum Low Time
WR Minimum High Time
WR Minimum Period
Address to WR Setup (T
ASU
)
Address to WR Setup (T
AHU
)
Data to WR Setup (T
DSU
)
Data to WR Hold (T
DHU
)
Miscellaneous Timing Specifications
REFCLK to SYNCLK
FUD to SYNCLK Setup Time
FUD to SYNCLK Hold Time
REFCLK to SYNCLK Delay
FUD Rising Edge to Frequency Change
Single Tone Mode
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
25°C
5.5
15
7
0
3
6
9
3
0
3.5
0
4
0
2.5
2.5
10
1
20
3
83
MHz
ns
ns
ms
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
sysclk
cycles
sysclk
cycles
sysclk
cycles
Linear Sweep Mode
25°C
IV
99
FUD Rising Edge to Phase Offset Change
25°C
IV
83
1
The reference clock input is configured to accept a differential or single-ended sine wave input or a 3 V CMOS-level pulse input.
2
REFCLK input is internally dc biased. AC coupling should be used.
3
Reference clock frequency is selected to ensure second harmonic is out of the bandwidth of interest.
4
PD inputs sent @ 400 MHz, with divide-by-4 enabled.
5
The charge pump current is programmable in eight discrete steps, minimum value assumes current sharing.
6
For 0.75 V < V
CP
< CPV
DD
– 0.75 V.
7
These differential inputs are internally dc biased. AC coupling should be used.
8
The charge pump supply voltage can range from 4.75 V to 5.25 V.
9
Output interface is differential open collector.
10
For 1 dB output compression; input power measured at 50 .
相關PDF資料 |
PDF描述 |
|---|---|
| AD9859 | 400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer |
| AD9859YSV | 400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer |
| AD9859YSV-REEL7 | 400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer |
| AD9862PCB | Mixed-Signal Front-End (MxFE⑩) Processor for Broadband Communications |
| AD9860 | Mixed-Signal Front-End (MxFE⑩) Processor for Broadband Communications |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9858PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:1 GSPS Direct Digital Synthesizer |
| AD9858TLPCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:1 GSPS Direct Digital Synthesizer |
| AD9858XSV | 制造商:Analog Devices 功能描述: |
| AD9859 | 制造商:AD 制造商全稱:Analog Devices 功能描述:400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer |
| AD9859/PCB | 制造商:Analog Devices 功能描述:NCO, 400MSPS 10 BIT, 1.8V CMOS DIRECT DGTL SYNTHESIZER - Bulk |
發布緊急采購，3分鐘左右您將得到回復。