欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD9860PCB
廠商: Analog Devices, Inc.
英文描述: Mixed-Signal Front-End (MxFE⑩) Processor for Broadband Communications
中文描述: 混合寬帶通信信號前端(MxFE⑩)處理器
文件頁數: 27/32頁
文件大小: 617K
代理商: AD9860PCB
REV. 0
AD9860/AD9862
–27–
Tx Path (Normal Operation)
The DAC update rate, the Tx input data rate, and the rate of
CLKOUT2 (clock used to latch Tx input data) are the parameters
of interest for the transmit path data. These parameters, in addition
to the output signal bandwidth, are related to CLKIN by the settings
of the ADC Div2, the DLL multiplier, the CLKOUT2 Div, the
two edges, and the interpolation registers.
The Tx data is timed relative to the CLKOUT2 pin (unless it is
retimed relative to CLKOUT1 by setting Tx Retime register) and
the input Tx data is latched on either each rising edge, each
falling edge or both edges (controlled through the Inverse Sample
and two edges registers). The timing diagrams for these cases
are shown in Figure 12.
The Dual Tx data is multiplexed onto a single bus so that fewer
digital bits are necessary to transfer data. Throughout this discus-
sion of Tx path timing, Tx digital processing options other than
interpolation are ignored because they do not change data timing;
Tx data timing reflects whether single or dual channel data is
latched into the AD9860/AD9862.
The rates of CLKOUT2 (and the input data rate) are related
to CLKIN by the DLL Multiplier Register, the setting of the
CLKOUT2 Divide Factor Register and the register ADC Div2.
These relationships are shown in Table II.
Table II. CLKOUT2 Timing Relative to CLKIN
for Normal Operation Mode
DLL
Mult
CLKOUT2
Div Factor
CLK DIV2
CLKOUT2
1
2
4
CLKIN
CLKIN/2
CLKIN/4
1
1
2
4
2 CLKIN
CLKIN
CLKIN/2
No Div
2
1
2
4
4 CLKIN
2 CLKIN
CLKIN
4
1
2
4
CLKIN/2
CLKIN/4
CLKIN/8
1
1
2
4
CLKIN
CLKIN/2
CLKIN/4
Div by 2
2
1
2
4
2 CLKIN
CLKIN
CLKIN/2
4
ADC
DATA MUX
AND
LATCH
DATA LATCH
AND
DEMUX
NO DECIMATION, 2
DECIMATE:
REG D6 B0
MUX OUT: REG D5 B0
Rx RETIME: REG D5 B3
2 DATA PATHS: REG D19 B4
Q/I ORDER: REG D18 B5
Tx RETIME: REG D18 B6
NO INTERP, 2, 4
INTERPOLATION:
REG D19 B0, 1
INV
NO INVERSION, INVERT
INV1: REG D25 B1
INV
DIV
1 , 1/2 , 1/4
NO INVERSION, INVERT
INV2: REG D25 B5
CLKOUT2 DIV FACTOR:
REG 25 B6, 7
DAC
CLKIN
Rx DATA
[0:23]
CLKOUT1
CLKOUT2
Tx DATA
[0:13]
DLL MULTIPLIER:
REG D24 B3, 4
DLL
1 , 2 , 4
DIV
1 , 1/2
CLKSEL
1 , 1/2
ADC DIV2:
REG D24 B5
DIV
CLOCK PATH
DATA PATH
Figure 13. Alternative Operation Timing Block Diagram
相關PDF資料
PDF描述
AD9862 Mixed-Signal Front-End (MxFE⑩) Processor for Broadband Communications
AD9862BST Mixed-Signal Front-End (MxFE⑩) Processor for Broadband Communications
AD9864 IF Digitizing Subsystem
AD9864-EB IF Digitizing Subsystem
AD9864BCPZ IF Digitizing Subsystem
相關代理商/技術參數
參數描述
AD9861 制造商:AD 制造商全稱:Analog Devices 功能描述:Mixed-Signal Front-End (MxFE⑩) Baseband Transceiver for Broadband Applications
AD9861-50EB 制造商:Analog Devices 功能描述:
AD9861-50EBZ 功能描述:BOARD EVALUATION FOR AD9861-50 RoHS:是 類別:RF/IF 和 RFID >> RF 評估和開發套件,板 系列:- 標準包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關產品:- 已供物品:模塊 其它名稱:SER3796
AD9861-80EB 制造商:Analog Devices 功能描述:
AD9861-80EBZ 功能描述:BOARD EVALUATION FOR AD9861 RoHS:是 類別:RF/IF 和 RFID >> RF 評估和開發套件,板 系列:- 標準包裝:1 系列:- 類型:GPS 接收器 頻率:1575MHz 適用于相關產品:- 已供物品:模塊 其它名稱:SER3796
主站蜘蛛池模板: 甘谷县| 哈密市| 正阳县| 滦平县| 利津县| 霍山县| 永寿县| 福贡县| 林西县| 浦北县| 全州县| 定陶县| 阳山县| 甘肃省| 望城县| 茌平县| 普陀区| 天水市| 遂川县| 手机| 黑山县| 灵丘县| 平陆县| 鲁甸县| 南江县| 浮山县| 平定县| 衡南县| 高碑店市| 宁城县| 北安市| 延川县| 广水市| 莎车县| 深泽县| 孟津县| 泸水县| 五大连池市| 宜川县| 高邑县| 株洲市|