- 您現在的位置：買賣IC網 > PDF目錄373969 > AD9870 (ANALOG DEVICES INC) IF Digitizing Subsystem PDF資料下載
參數資料
| 型號： | AD9870 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 通信及網絡 |
| 英文描述： | IF Digitizing Subsystem |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP48 |
| 封裝： | 1.40 MM HEIGHT, PLASTIC, TQFP-48 |
| 文件頁數： | 11/20頁 |
| 文件大小： | 233K |
| 代理商： | AD9870 |
REV. 0
AD9870
–11–
The recommended setting for LOFA is LOR/16. Choosing a
larger value for LOFA will increase T. Thus, for a given phase
difference between the LO input and the f
REF
input, the instan-
taneous charge pump current will be less than that available for
a LOFA value of LOR/16. Similarly, a smaller value for LOFA
will decrease T, making more current available for the same
phase difference. In other words, a smaller value of LOFA will
enable the synthesizer to settle faster in response to a frequency
hop than will a large LOFA value. Care must be taken to choose
a value of LOFA which is large enough (values greater than four
recommended) to prevent the loop from oscillating back and
forth in response to a frequency hop.
Table V. SPI Registers Associated with LO Synthesizer
A
ddress
(Hex)
Bit
Breakdown
Width
Default Value
Name
0x00
0x08
0x09
0x0A
(7:0)
(5:0)
(7:0)
(7:5)
(4:0)
(7:0)
(6)
(5)
(4:2)
(1:0)
(3:0)
(7:0)
8
6
8
3
5
8
1
1
3
2
4
8
0xFF
0x00
0x38
0x5
0x00
0x1D
0
0
0
0
0x0
0x04
STBY
LOR(13:8)
LOR(7:0)
LOA
LOB(12:8
LOB(7:0)
LOF
LOINV
LOI
LOTM
LOFA(13:8)
LOFA(7:0)
0x0B
0x0C
0x0D
0x0E
CLOCK SYNTHESIZER
The clock synthesizer is a fully programmable integer-
N
PLL
capable of 2.2 kHz resolution at clock input frequencies up to
18 MHz and reference frequencies up to 25 MHz. It is similar
to the LO synthesizer described previously in Figure 4 with the
following exceptions:
It does not include an 8/9 prescaler nor an A Counter.
It includes a negative-resistance core which when used in
conjunction with an external varactor serves as the VCO.
The 14-bit reference counter and 13-bit N-divider counter can
be programmed via the following registers: CKR and CKN. The
charge pump current is programmable via the CKI register
from 0.625 mA to 5.0 mA using the following equation:
I
PUMP
= (
CKI
+ 1)
×
0.625
mA
.
The fast acquire subcircuit of the charge pump is controlled by
the CKFA register in the same manner as the LO synthesizer is
controlled by the LOFA register. An on-chip lock detect func-
tion (enabled by the CKF bit) automatically increases the output
current for faster settling during channel changes. The synthe-
sizer may also be disabled using the CKOB standby bit located
in the STBY register.
2
CLK OSC. BIAS
I
BIAS
= 0.25, 0.35,
0.53, OR 0.85 mA
VDDC=3.0 V
IOUTC
L
OSC
0.1 F
R
BIAS
C
OSC
LOOP
FILTER
C
VAR
R
D
AD9870
CLKN
CLKP
V
CM
= VDDC
–
R
BIAS
I
BIAS
> 1.6V
f
OSC
> (2 L
OSC
(C
VARACTOR
//C
OSC
))
–
1/2
Figure 6. External Loop Filter, Varactor and L-C Tank Are
Required to Realize a Complete Clock Synthesizer
The AD9870 clock synthesizer circuitry includes a negative-
resistance core so that only an external L-C tank circuit with a
varactor is needed to realize a voltage controlled oscillator (VCO).
Figure 6 shows the external components required to complete
the clock synthesizer along with the equivalent input of the CLK
input. The resonant frequency of the VCO is approximately deter-
mined by L
OSC
and the series equivalent capacitance of C
OSC
and
C
VAR
. As a result, L
OSC
, C
OSC
, and C
VAR
should be selected to
provide sufficient tuning range to ensure proper locking of the
clock synthesizer The bias, I
BIAS
, of the negative-resistance core
has four programmable settings. Lower equivalent Q of the L-C
tank circuit may require a higher bias setting of the negative-
resistance core to ensure proper oscillation. R
BIAS
should be
selected such that the common-mode voltage at CLKP and
CLKN is approximately 1.6 V. The synthesizer may be disabled
via the CK standby bit to allow the user to employ an external
synthesizer and/or VCO in place of those resident on the IC.
Table VI. SPI Registers Associated with CLK Synthesizer
A
ddress
(Hex)
Bit
Breakdown
Width
Default Value
Name
0x00
0x01
0x10
0x11
0x12
0x13
0x14
(7:0)
(3:2)
(5:0)
(7:0)
(4:0)
(7:0)
(6)
(5)
(4:2)
(1:0)
(3:0)
(7:0)
8
2
6
8
5
8
1
1
3
1
4
8
0xFF
0
00
0x38
0x00
0x3C
0
0
0
0
0x0
0x04
STBY
CKOB
CKR(13:8)
CKR(7:0)
CKN(12:8)
CKN(7:0)
CKF
CKINV
CKI
CKTM
CKFA(13:8)
CKFA(7:0)
0x15
0x16
相關PDF資料 |
PDF描述 |
|---|---|
| AD9870EB | IF Digitizing Subsystem |
| AD9873 | Analog Front End Converter for Set-Top Box, Cable Modem |
| AD9873-EB | Analog Front End Converter for Set-Top Box, Cable Modem |
| AD9873JS | Analog Front End Converter for Set-Top Box, Cable Modem |
| AD9874 | IF Digitizing Subsystem |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9870AST | 制造商:Rochester Electronics LLC 功能描述:GENERAL PURPOSE IF SUBSYSTEM - Tape and Reel 制造商:Analog Devices 功能描述: |
| AD9870EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Digitizing Subsystem |
| AD9873 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Analog Front End Converter for Set-Top Box, Cable Modem |
| AD9873-EB | 制造商:Analog Devices 功能描述: |
| AD9873JS | 制造商:Analog Devices 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。