- 您現在的位置：買賣IC網 > PDF目錄373969 > AD9870 (ANALOG DEVICES INC) IF Digitizing Subsystem PDF資料下載
參數資料
| 型號： | AD9870 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 通信及網絡 |
| 英文描述： | IF Digitizing Subsystem |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP48 |
| 封裝： | 1.40 MM HEIGHT, PLASTIC, TQFP-48 |
| 文件頁數： | 9/20頁 |
| 文件大?。?/td> | 233K |
| 代理商： | AD9870 |
REV. 0
AD9870
–9–
When the embedded frame sync bit (EFS) is set, FS is either
low or in a high Z state (as determined by the SFST bit), and
framing information is embedded in the data stream. In this
mode, each eight bits of data are surrounded by a start bit (low)
and a stop bit (high), and each frame ends with at least 10 high
bits. Other control bits can be used to invert the frame sync (SFSI),
to delay the frame sync pulse by one clock period (SLFS), to invert
the clock (SCKI), or to set the clock (SCKT) to a high Z state.
Note that if EFS is set, SLFS is a don’t care.
The AD9870 also provides the means for controlling the switch-
ing characteristics of the digital output signals. With a 25 pF
load, the rise and fall times of these signals are no more than
120 ns, 45 ns, 16 ns, or 10 ns if the DS (drive strength) setting
is 0, 1, 2, or 3, respectively.
Table III. SSI Control Registers
Name
Width
Description
SSICRA (ADDR = 0x18)
AAGC
EAGC
EFS
SFST
SFSI
SLFS
SCKT
SCKI
1
1
1
1
1
1
1
1
Alternate AGC Data Bytes
Embed AGC Data
Embed Frame Sync
Three-State Frame Sync
Invert Frame Sync
Late Frame Sync (1 = Late, 0 = Early)
Three-State CLKOUT
Invert CLKOUT
SSICRB (ADDR = 0x19)
DS
2
FS, CLKOUT, and DOUT Drive
Strength
POWER CONTROL
To allow power consumption to be minimized, the AD9870
possesses numerous SPI-programmable power-down and bias
control bits.
Each major block may be powered down through the appropri-
ate bit of the STBY register. This scheme provides the greatest
flexibility for configuring the IC to a specific application as well
as for tailoring the IC’s power-down and wake-up characteristics.
Table IV summarizes the function of each of the STBY bits.
Note, when all the blocks are in standby, the master reference
circuit is also put into standby and thus the current is reduced
by a further 0.4 mA.
The AD9870 also allows control over the bias current in several
key blocks. The effects on current consumption and system
performance are described in the section dealing with the
affected block.
Table IV. Standby Control Bits
Wake-
Up
Time
(ms)
Current
Reduction
(mA)
1
STBY
Bit
Effect
REF
Voltage Reference Off,
VREFP, VREFN in
High Z State.
LO Synthesizer Off,
IOUTL in High Z State.
Clock Oscillator Off.
Clock Synthesizer Off,
IOUTC in High Z State.
Clock Buffer Off if
ADC Is Off.
Gain Control DAC Off.
GCP, GCN in High Z State.
LNA and Mixer Off.
I(VDDI) = 0, CXVM,
CXVL, CXIF in High Z.
VGA/AAF Off.
IF2P, IF2N in High Z State.
ADC Off; Clock Buffer
Off if CK Synth. Off;
VCM in High Z State;
Clock-to-Digital Filter
Suspended; Digital
Outputs Static.
1.5
1.0
(C
REF
=
4.7
F)
Note 2
LO
4.8
CKO
CK
0.25
1.4
Note 2
Note 2
GC
3
Depends
on C
GC
LNAMX
10
VGA
6
0.1
ADC
13.8
0.1
NOTES
1
When all blocks are in standby, the master reference circuit is also put into
standby and thus the current is reduced by a further 0.4 mA.
2
Wake-up time is application-dependent.
LO SYNTHESIZER
The LO synthesizer shown in Figure 4 is a fully programmable
PLL capable of 6.25 kHz resolution at input frequencies up to
300 MHz and reference clocks of up to 25 MHz. It consists of a
low-noise digital Phase-Frequency Detector (PFD), a variable
output current charge pump (CP), a 14-bit reference divider,
programmable A and B counters and a dual-modulus 8/9 pres-
caler. The A (3-bit) and B (13-bit) counters, in conjunction
with the dual 8/9 modulus prescaler, implement an N divider
with N = 8
×
B + A. In addition, the 14-bit reference counter
(R Counter) allows selectable input reference frequencies,
f
REF
,
at
the PFD input. A complete PLL (Phase-Locked Loop) can
be implemented if the synthesizer is used with an external loop
filter and VCO (Voltage Controlled Oscillator).
相關PDF資料 |
PDF描述 |
|---|---|
| AD9870EB | IF Digitizing Subsystem |
| AD9873 | Analog Front End Converter for Set-Top Box, Cable Modem |
| AD9873-EB | Analog Front End Converter for Set-Top Box, Cable Modem |
| AD9873JS | Analog Front End Converter for Set-Top Box, Cable Modem |
| AD9874 | IF Digitizing Subsystem |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9870AST | 制造商:Rochester Electronics LLC 功能描述:GENERAL PURPOSE IF SUBSYSTEM - Tape and Reel 制造商:Analog Devices 功能描述: |
| AD9870EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Digitizing Subsystem |
| AD9873 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Analog Front End Converter for Set-Top Box, Cable Modem |
| AD9873-EB | 制造商:Analog Devices 功能描述: |
| AD9873JS | 制造商:Analog Devices 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。