- 您現在的位置：買賣IC網 > PDF目錄373969 > AD9874BST (ANALOG DEVICES INC) IF Digitizing Subsystem PDF資料下載
參數資料
| 型號： | AD9874BST |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 通信及網絡 |
| 英文描述： | IF Digitizing Subsystem |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP48 |
| 封裝： | PLASTIC, MS-026BBC, LQFP-48 |
| 文件頁數： | 14/40頁 |
| 文件大小： | 744K |
| 代理商： | AD9874BST |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
REV. 0
–14–
AD9874
SERIAL PORT INTERFACE (SPI)
The serial port of the AD9874 has 3-wire or 4-wire SPI capa-
bility, allowing read/write access to all registers that configure the
device’s internal parameters. The default 3-wire serial commu-
nication port consists of a clock (PC), peripheral enable (PE),
and a bidirectional data (PD) signal. The inputs to PC, PE, and
PD contain a Schmitt trigger with a nominal hysteresis of 0.4 V
centered about the digital interface supply (i.e., VDDH/2).
A 4-wire SPI interface can be enabled by setting the MSB of the
SSICRB register ( Reg. 0x19, Bit 7) resulting in the output data
also appearing on the DOUTB Pin. Note, since the default
power-up state sets DOUTB low, bus contention is possible for
systems sharing the SPI output line. To avoid any bus contention,
the DOUTB Pin can be three-stated by setting the fourth control
bit in the three-state bit (Reg 0x3B, Bit 3). This bit can then be
toggled to gain access to the shared SPI output line.
An 8-bit instruction header must accompany each read and write
SPI operation. Only the write operation supports an auto-increment
mode allowing the entire chip to be configured in a single write
operation. The instruction header is shown in Table I. It includes
a read/not-write indicator bit, 6 address bits, and a Don’t Care
bit. The data bits immediately follow the instruction header for
both read and write operations. Note, address and data are
always given MSB first.
Table II. Instruction Header Information
MSB
I7
I6
I5
I4
R/W
A5
A4
A3
LSB
I0
X
I3
A2
I2
A1
I1
A0
Figure 1a illustrates the timing requirements for a write operation
to the SPI port. After the peripheral enable (PE) signal goes
low, data (PD) pertaining to the instruction header is read on
the rising edges
of the clock (PC). To initiate a write operation,
the read/not-write bit is set low. After the instruction header is
read, the eight data bits pertaining to the specified register are
shifted into the data pin (PD) on the rising edge of the next
eight clock cycles. PE stays low during the operation and goes
high at the end of the transfer. If PE rises before the eight clock
cycles have passed, the operation is aborted.
If PE stays low for an additional eight clock cycles, the destination
address is incremented and another eight bits of data are shifted
in. Again, should PE rise early, the current byte is ignored. By using
this implicit addressing mode, the entire chip can be configured
with a single write operation. Registers identified as being subject
to frequent updates, namely those associated with power control
and AGC operation, have been assigned adjacent addresses to
minimize the time required to update them. Note, multibyte registers
are “big-endian” (the most significant byte has the lower address)
and are updated when a write to the least significant byte occurs.
Figure 1b illustrates the timing for a read operation to the SPI port.
Although the AD9874 does not require read access for proper
operation, it is often useful in the product development phase or
for system authentication. Note, the readback enable bit (Register
0x3A, Bit 3) must be set for a read operation with a 3-wire SPI
interface. After the peripheral enable (PE) signal goes low, data
(PD) pertaining to the instruction header is read on the rising
edges
of the clock (PC). A read operation occurs if the read/not-
write indicator is set high. After the address bits of the instruction
header are read, the eight data bits pertaining to the specified
register are shifted out of the data pin (PD) on the falling edges
of
the next eight clock cycles. If the 4-wire SPI interface is enabled,
the eight data bits will also appear on the DOUTB Pin with the
same timing relationship as those appearing at PD. After the last
data bit is shifted out, the user should return PE high, causing PD
to become three-stated and return to its normal status as an input
pin. Since the auto-increment mode is not supported for read
operations, an instruction header is required for each register read
operation and PE must return high before initiating the next read
operation.
PC
PE
PD
A5
A4
D7
D6
D0
A0
DON’T
CARE
D1
R/W
t
DS
t
DH
t
CLK
t
HI
t
LOW
t
S
t
H
Figure 1b. SPI Read Operation Timing
PC
PE
PD
A5
A4
D7
D6
D0
A0
DON’T
CARE
D1
R/W
t
DS
t
DH
t
CLK
t
HI
t
LOW
t
S
t
H
Figure 1a. SPI Write Operation Timing
相關PDF資料 |
PDF描述 |
|---|---|
| AD9874EB | IF Digitizing Subsystem |
| AD9875BSTRL | Broadband Modem Mixed-Signal Front End |
| AD9875 | Broadband Modem Mixed-Signal Front End |
| AD9875-EB | Broadband Modem Mixed-Signal Front End |
| AD9875BST | Broadband Modem Mixed-Signal Front End |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9874EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Digitizing Subsystem |
| AD9874-EB | 制造商:Analog Devices 功能描述: |
| AD9874-EBZ | 功能描述:BOARD EVAL FOR AD9874 制造商:analog devices inc. 系列:- 零件狀態:有效 類型:數字轉換器 頻率:10MHz ~ 300MHz 配套使用產品/相關產品:AD9874 所含物品:板 標準包裝:1 |
| AD9875 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9875BST | 制造商:Analog Devices 功能描述:Modem Chip Single 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:10B BROADBAND MODEM MXFE CONVERTER - Tape and Reel |
發布緊急采購，3分鐘左右您將得到回復。