欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD9874BST
廠商: ANALOG DEVICES INC
元件分類: 通信及網絡
英文描述: IF Digitizing Subsystem
中文描述: SPECIALTY TELECOM CIRCUIT, PQFP48
封裝: PLASTIC, MS-026BBC, LQFP-48
文件頁數: 35/40頁
文件大?。?/td> 744K
代理商: AD9874BST
REV. 0
AD9874
–35–
VCO
25
23
24
PE
PD
PC
33
SYNCB
31
FS
29
28
DOUTA
CLKOUT
35
f
REF
19
20
CLKP
CLKN
LOP
LON
43
42
IFIN
47
15
AD9874
MASTER
IOUTC
LOOP
FILTER
38
15
IOUTC
25
23
24
PE
PD
PC
35
LOP
LON
43
42
IFIN
47
31
FS
29
28
DOUTA
CLKOUT
33
SYNCB
TO
DSP
CLKP
CLKN
IOUTL
TO DSP
FROM
DSP
LOOP
FILTER
C
VAR
R
D
R
F
C
P
C
Z
0.1 F
L
OSC
R
BIAS
C
OSC
TO OTHER
AD9874s
FROM
CRYSTAL
OSCILLATION
VDDC
TO OTHER
AD9874s
AD9874
SLAVE
19
20
f
REF
Figure 28. Example of Synchronizing Multiple AD9874s
a higher
f
CLK
is typically more desirable given a choice, since the
first IF’s filtering requirements often depend on the transition
region between the IF frequency and the image band (i.e.,
±
f
CLK
/4 ).
Lastly, the output SSI clock rate,
f
CLKOUT
, and digital driver
strength should be set to their lowest possible settings to mini-
mize the potential harmful effects of digital induced noise while
preserving a reliable data link to the DSP. Note, the SSICRA,
SSICRB, and SSIORD Registers (i.e., 0x18, 0x19, and 0x1A)
provide a large degree of flexibility for optimization of the SSI
interface.
Synchronization of Multiple AD9874s
Some applications such as receiver diversity and beam steering
may require two or more AD9874s operating in parallel while
maintaining synchronization. Figure 28 shows an example of how
multiple AD9874s can be cascaded, with one device serving as
the master and the other devices serving as the slaves. In this
example, all of the devices have the exact same SPI register con-
figuration since they share the same SPI interface to the DSP.
Since the state of each of the AD9874’s internal counters is
unknown upon initialization, synchronization of the devices is
required via a SYNCB pulse (see Figure 4) to synchronize their
digital filters and ensure precise time alignment of the data streams.
Although all of the devices’ synthesizers are enabled, the LO and
CLK signals for the slaves(s) are derived from the masters’ synthe-
sizers and are referenced to an external crystal oscillator. All of
the necessary external components (i.e., loop filters, varactor, LC,
and VCO) to ensure proper closed-loop operation of these
synthesizers are included.
Note, while the VCO output of the LO synthesizer is ac-coupled
to the slave’s LO input(s), all of the CLK inputs of the devices
must be dc-coupled if the AD9874’s CLK oscillators are enabled.
This is due to the dc current required by the CLK oscillators in
each device. In essence, these negative impedance cores are oper-
ating in parallel, increasing the effective Q of the LC resonator
circuit. Note, RBIAS should be sized such that the sum of the
oscillators’ dc bias currents maintains a common-mode voltage
of around 1.6 V.
相關PDF資料
PDF描述
AD9874EB IF Digitizing Subsystem
AD9875BSTRL Broadband Modem Mixed-Signal Front End
AD9875 Broadband Modem Mixed-Signal Front End
AD9875-EB Broadband Modem Mixed-Signal Front End
AD9875BST Broadband Modem Mixed-Signal Front End
相關代理商/技術參數
參數描述
AD9874EB 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Digitizing Subsystem
AD9874-EB 制造商:Analog Devices 功能描述:
AD9874-EBZ 功能描述:BOARD EVAL FOR AD9874 制造商:analog devices inc. 系列:- 零件狀態:有效 類型:數字轉換器 頻率:10MHz ~ 300MHz 配套使用產品/相關產品:AD9874 所含物品:板 標準包裝:1
AD9875 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End
AD9875BST 制造商:Analog Devices 功能描述:Modem Chip Single 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:10B BROADBAND MODEM MXFE CONVERTER - Tape and Reel
主站蜘蛛池模板: 大连市| 甘德县| 肥东县| 琼海市| 澳门| 福州市| 云梦县| 石阡县| 安化县| 远安县| 江都市| 阜城县| 麻栗坡县| 平利县| 常德市| 颍上县| 长岭县| 宜州市| 山西省| 德兴市| 阿尔山市| 丰宁| 阜新市| 大方县| 琼海市| 兴安县| 静乐县| 鄂托克旗| 元朗区| 城步| 湛江市| 民县| 永吉县| 大同市| 湄潭县| 高安市| 淮南市| 洛浦县| 永川市| 宁武县| 中山市|