- 您現在的位置：買賣IC網 > PDF目錄373970 > AD9877-EB (Analog Devices, Inc.) Mixed-Signal Front End Set-Top Box, Cable Modem PDF資料下載
參數資料
| 型號： | AD9877-EB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Mixed-Signal Front End Set-Top Box, Cable Modem |
| 中文描述： | 混合信號前端機頂盒，電纜調制解調器 |
| 文件頁數： | 20/36頁 |
| 文件大小： | 1094K |
| 代理商： | AD9877-EB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD9877
REGISTER 0x08—ADC CLOCK CONFIGURATION
Bit 4: Power-Down RxSYNC and 8-Bit ADC Clock
Setting this bit to 1 powers down the sampling clock of the 8-bit
ADC and stops the RxSYNC output pin. It can be used for
additional power saving on top of the power-down selections in
Register 0x02.
Rev. B | Page 20 of 36
Bit 7: ADC Clock Select
When set high, the input clock at OSCIN is used directly as the
ADC sampling clock. When set low, the internally generated
master clock, MCLK, is used as the ADC sampling clock. Best
ADC performance is achieved when the ADCs are sampled
directly from f
OSCIN
using an external crystal or low jitter crystal
oscillator.
REGISTER 0x0C—DIE REVISION
Bits 0–3: Version
The die version of the chip can be read from this register.
REGISTER 0x0D—Tx FREQUENCY TUNING WORDS
LSBs
This register accommodates 2 LSBs for each of the four
frequency tuning words (see the Registers 0X10–0X1F—Burst
Parameter section).
REGISTER 0x0E—DAC GAIN CONTROL
This register allows the user to program the DAC gain if Tx
Gain Control Select Bit 3 in Register 0x0F is set to 0.
Table 6. DAC Gain Control
Bits [3:0]
DAC Gain
0000
0.0 dB (default)
0001
0.5 dB
0010
1.0 dB
0011
1.5 dB
...
...
1110
7.0 dB
1111
7.5 dB
REGISTER 0x0F—Tx PATH CONFIGURATION
Bit 0: Single-Tone Tx Mode
Active high configures the AD9877 for single-tone applications
such as FSK. The AD9877 will supply a single-frequency output
as determined by the frequency tuning word selected by the
active profile. In this mode, the TxIQ input data pins are
ignored but should be tied to a valid logic voltage level. Default
value is 0 (inactive).
Bit 1: Spectral Inversion Tx
When set to 1, inverted modulation is performed.
MODULATOR_OUT
= [
I
cos(
ωt
) +
Q
sin(
ωt
)]
Default is logic low, noninverted modulation.
MODULATOR_OUT
= [
I
cos(
ωt
)
Q
sin(
ωt
)]
Bit 3: CA Interface Mode Select
This bit changes the manner in which transmit gain control is
performed. Typically, either AD8321/AD8325 (Default 0) or
AD8322/AD8327 (Default 1) variable gain cable amplifiers are
programmed over the chip’s 3-wire cable amplifier (CA)
interface. The Tx gain control select changes the interpretation
of the bits in Registers 0x13, 0x17, 0x1B, and 0x1F (see the
Cable Driver Gain Control section).
Bits 4–5: Profile Select
The AD9877 quadrature digital upconverter is capable of
storing four preconfigured modulation modes called profiles.
Each profile defines a transmit frequency tuning word and cable
driver amplifier gain (DAC gain) setting. Profile Select [1:0] bits
or PROFILE [1:0] pins program the current register profile to
be used. Profile Select bits should always be 0 if PROFILE[1:0]
pins are used to switch between profiles. Using the Profile Select
bits as a means of switching between different profiles requires
the PROFILE [1:0] pins to be tied low.
REGISTERS 0x10–0x1F—BURST PARAMETER
Tx Frequency Tuning Words
The frequency tuning word (FTW) determines the DDS-
generated carrier frequency (f
C
) and is formed via a
concatenation of register addresses.
The 26-bit FTW is spread over four register addresses. Bit 25 is
the MSB, and Bit 0 is the LSB.
The carrier frequency equation is given as
fc
= [
FTW
×
f
SYSCLK
]/2
26
where:
f
SYSCLK
=
M
×
f
OSCIN
.
FTW
< 0 × 2000000.
Changes to FTW bytes take effect immediately.
Cable Driver Gain Control
The AD9877 has a three-pin interface to the AD832x family of
programmable gain cable driver amplifiers. This allows direct
control of the cable driver’s gain through the AD9877.
In its default mode, the complete 8-bit register value is
transmitted over the 3-wire CA interface.
If Bit 3 of Register 0x0F is set high, Bits [7:4] determine the
8-bit word sent over the CA interface according to Table 7.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9882KST-100 | Dual Interface for Flat Panel Displays |
| AD9882KST-140 | Dual Interface for Flat Panel Displays |
| AD9882 | Dual Interface for Flat Panel Displays |
| AD9883ABST-RL140 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9883AKST-110 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9878 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Mixed-Signal Front End for Broadband Applications |
| AD9878BST | 制造商:Analog Devices 功能描述:Mixed Signal Front End 100-Pin LQFP |
| AD9878BSTRL | 制造商:Analog Devices 功能描述:Mixed Signal Front End 100-Pin LQFP T/R 制造商:Analog Devices 功能描述:MIXED SGNL FRONT END 100LQFP - Tape and Reel |
| AD9878BSTZ | 功能描述:IC FRONT-END MIXED-SGNL 100-LQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模擬前端 (AFE) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:- 通道數:2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD9878-EB | 制造商:Analog Devices 功能描述:EVAL KIT FOR MIXED-SGNL FRONT END FOR BROADBAND APPLICATIONS - Bulk |
發布緊急采購，3分鐘左右您將得到回復。