- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373970 > AD9883A (Analog Devices, Inc.) 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9883A |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| 中文描述： | 110 MSPS/140 MSPS的模擬接口的平板顯示器 |
| 文件頁(yè)數(shù)： | 20/28頁(yè) |
| 文件大小： | 229K |
| 代理商： | AD9883A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
REV. B
AD9883A
–20–
0F
4 Coast Input Polarity Override
This register is used to override the internal circuitry that
determines the polarity of the Coast signal going into the PLL.
Table XX. Coast Input Polarity Override Settings
Override Bit
Result
0
1
Determined by Chip
Determined by User
The default for coast polarity override is 0.
3 Coast Input Polarity
This bit indicates the polarity of the Coast signal that is
applied to the PLL COAST input.
0F
Table XXI. Coast Input Polarity Settings
Coast Polarity
Function
0
1
Active Low
Active High
Active Low means that the clock generator will ignore
Hsync inputs when Coast is low, and continue operating at
the same nominal frequency until Coast goes high.
Active High means that the clock generator will ignore
Hsync inputs when Coast is high, and continue operating at
the same nominal frequency until Coast goes low.
This function needs to be used along with the Coast
Polarity Override bit (Bit 4).
The power-up default value is 1.
2 Seek Mode Override
This bit is used to either allow or disallow the low power
mode. The low power mode (Seek Mode) occurs when
there are no signals on any of the Sync inputs.
0F
Table XXII. Seek Mode Override Settings
Select
Result
1
0
Allow Seek Mode
Disallow Seek Mode
The default for this register is 1.
1
PWRDN
This bit is used to put the chip in full power-down. See
Power Management Section for details of which blocks
are powered down.
0F
Table XXIII. Power-Down Settings
Select
Result
0
1
Power-Down
Normal Operation
The default for this register is 1.
7-3 Sync-on-Green Slicer Threshold
This register allows the comparator threshold of the Sync-
on-Green slicer to be adjusted. This register adjusts it in
steps of 10 mV, with the minimum setting equaling 10 mV
(11111) and the maximum setting equaling 330 mV (00000).
10
The default setting is 23, which corresponds to a threshold
value of 100 mV; for a threshold of 150 mV, the setting
should be 18.
2 Red Clamp Select
This bit determines whether the Red channel is clamped to
ground or to midscale. For RGB video, all three chan-
nels are referenced to ground. For YCbCr (or YUV), the
Y channel is referenced to ground, but the CbCr channels
are referenced to midscale. Clamping to midscale actually
clamps to Pin 37.
10
Table XXIV. Red Clamp Select Settings
Clamp
Function
0
1
Clamp to Ground
Clamp to Midscale (Pin 37)
The default setting for this register is 0.
1 Green Clamp Select
This bit determines whether the Green channel is clamped
to ground or to midscale.
10
Table XXV. Green Clamp Select Settings
Clamp
Function
0
1
Clamp to Ground
Clamp to Midscale (Pin 37)
The default setting for this register is 0.
0 Blue Clamp Select
This bit determines whether the Blue channel is clamped
to ground or to midscale.
10
Table XXVI. Blue Clamp Select Settings
Clamp
Function
0
1
Clamp to Ground
Clamp to Midscale (Pin 37)
The default setting for this register is 0.
7–0 Sync Separator Threshold
This register is used to set the responsiveness of the sync
separator. It sets how many internal 5 MHz clock periods
the sync separator must count to before toggling high or
low. It works like a low-pass filter to ignore Hsync pulses
in order to extract the Vsync signal. This register should
be set to some number greater than the maximum Hsync
pulsewidth. Note that the sync separator threshold uses an
internal dedicated clock with a frequency of approxi-
mately 5 MHz.
The default for this register is 32.
7–0 Pre-Coast
This register allows the coast signal to be applied prior to
the Vsync signal. This is necessary in cases where pre-
equalization pulses are present. The step size for this
control is one Hsync period.
The default is 0.
11
12
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9883ABST-RL110 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9883ABST-110 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9883ABST-140 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9883AKSTZ-110 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9883AKSTZ-140 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9883A/PCB | 制造商:Analog Devices 功能描述:110MHZ ANALOG INTERFACE FOR SG |
| AD9883ABST-100 | 制造商:Analog Devices 功能描述:110MHZ ANALOG INTERFACE FOR SGA FPD - Bulk |
| AD9883ABST-110 | 制造商:Analog Devices 功能描述:ADC Triple 110Msps 8-bit Parallel 80-Pin LQFP |
| AD9883ABST-140 | 制造商:Analog Devices 功能描述:ADC Triple 140Msps 8-bit Parallel 80-Pin LQFP |
| AD9883ABST-RL110 | 制造商:Analog Devices 功能描述:ADC Triple 110Msps 8-bit Parallel 80-Pin LQFP T/R |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。