- 您現在的位置：買賣IC網 > PDF目錄373970 > AD9883A (Analog Devices, Inc.) 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays PDF資料下載
參數資料
| 型號： | AD9883A |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| 中文描述： | 110 MSPS/140 MSPS的模擬接口的平板顯示器 |
| 文件頁數： | 21/28頁 |
| 文件大小： | 229K |
| 代理商： | AD9883A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
REV. B
AD9883A
–21–
13
7–0 Post-Coast
This register allows the coast signal to be applied follow-
ing the Vsync signal. This is necessary in cases where
post-equalization pulses are present. The step size for this
control is one Hsync period.
The default is 0.
7 Hsync Detect
This bit is used to indicate when activity is detected on
the Hsync input pin (Pin 30). If Hsync is held high or
low, activity will not be detected.
14
Table XXVII. Hsync Detection Results
Detect
Function
0
1
No Activity Detected
Activity Detected
The sync processing block diagram shows where this
function is implemented.
6 AHS – Active Hsync
This bit indicates which Hsync input source is being used
by the PLL (Hsync input or Sync-on-Green). Bits 7 and 1
in this register determine which source is used. If both
Hsync and SOG are detected, the user can determine which
has priority via Bit 3 in register 0EH. The user can override
this function via Bit 4 in register 0EH. If the override bit
is set to Logic 1, then this bit will be forced to whatever
the state of Bit 3 in register 0EH is set to.
14
Table XXVIII. Active Hsync Results
Bit 7
(Hsync
Detect)
Bit 1
(SOG
Detect)
Bit 4,
Reg 0EH
(Override)
AHS
0
0
1
1
X
0
1
0
1
X
0
0
0
0
1
Bit 3 in 0EH
1
0
Bit 3 in 0EH
Bit 3 in 0EH
AHS = 0 means use the Hsync pin input for Hsync.
AHS = 1 means use the SOG pin input for Hsync.
The override bit is in register 0EH, Bit 4.
5 Detected Hsync Input Polarity Status
This bit reports the status of the Hsync input polarity
detection circuit. It can be used to determine the polarity
of the Hsync input. The detection circuit’s location is
shown in the Sync Processing Block Diagram (Figure 12).
14
Table XXIX. Detected Hsync Input Polarity Status
Hsync Polarity Status
Result
0
1
Negative
Positive
14
4 Vsync Detect
This bit is used to indicate when activity is detected on
the Vsync input pin (Pin 31). If Vsync is held steady high
or low, activity will not be detected.
Table XXX. Vsync Detection Results
Detect
Function
0
1
No Activity Detected
Activity Detected
The Sync Processing Block Diagram (Figure 12) shows
where this function is implemented.
3 AVS – Active Vsync
This bit indicates which Vsync source is being used: the
Vsync input or output from the sync separator. Bit 4 in this
register determines which is active. If both Vsync and
SOG are detected, the user can determine which has
priority via Bit 0 in register 0EH. The user can override this
function via Bit 1 in register 0EH. If the override bit is set
to Logic 1, this bit will be forced to whatever the state of Bit 0
in register 0EH is set.
14
Table XXXI. Active Vsync Results
AVS = 0 means Vsync input.
AVS = 1 means Sync separator.
The override bit is in register 0EH, Bit 1.
2
Detected Vsync Output Polarity Status
This bit reports the status of the Vsync output polarity
detection circuit. It can be used to determine the polarity
of the Vsync output. The detection circuit’s location is-
shown in the Sync Processing Block Diagram (Figure 12).
14
Table XXXII. Detected Vsync Output Polarity Status
Vsync Polarity Status
Result
0
1
Active Low
Active High
14
1
This bit is used to indicate when sync activity is detected
on the Sync-on-Green input pin (Pin 49).
Sync-on-Green Detect
Table XXXIII. Sync-on-Green Detection Results
Detect
Function
0
1
No Activity Detected
Activity Detected
The Sync Processing Block Diagram (Figure 12) shows
where this function is implemented.
0
Detected Coast Polarity Status
This bit reports the status of the Coast input polarity
detection circuit. It can be used to determine the polarity
of the Coast input. The detection circuit’s location is shown
in the Sync Processing Block Diagram (Figure 12).
14
Bit 4, Reg 14H
(Vsync Detect)
Bit 1, Reg 0EH
(Override)
AVS
1
0
X
0
0
1
0
1
Bit 0 in 0EH
相關PDF資料 |
PDF描述 |
|---|---|
| AD9883ABST-RL110 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9883ABST-110 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9883ABST-140 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9883AKSTZ-110 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9883AKSTZ-140 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9883A/PCB | 制造商:Analog Devices 功能描述:110MHZ ANALOG INTERFACE FOR SG |
| AD9883ABST-100 | 制造商:Analog Devices 功能描述:110MHZ ANALOG INTERFACE FOR SGA FPD - Bulk |
| AD9883ABST-110 | 制造商:Analog Devices 功能描述:ADC Triple 110Msps 8-bit Parallel 80-Pin LQFP |
| AD9883ABST-140 | 制造商:Analog Devices 功能描述:ADC Triple 140Msps 8-bit Parallel 80-Pin LQFP |
| AD9883ABST-RL110 | 制造商:Analog Devices 功能描述:ADC Triple 110Msps 8-bit Parallel 80-Pin LQFP T/R |
發布緊急采購，3分鐘左右您將得到回復。