欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD9995KCPRL
廠商: ANALOG DEVICES INC
元件分類: 消費家電
英文描述: 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator
中文描述: SPECIALTY CONSUMER CIRCUIT, QCC56
封裝: 8 X 8 MM, MO-220-VLLD-2, LFCSP-56
文件頁數: 32/60頁
文件大小: 1593K
代理商: AD9995KCPRL
AD9995
–32–
A/D Converter
The AD9995 uses a high performance ADC architecture
op
timized for high speed and low power. Differential nonlinearity
(DNL) performance is typically better than 0.5 LSB. The ADC
uses a 2 V input range. See TPC 2 and TPC 3 for typical linearity
and noise performance plots for the AD9995.
Optical Black Clamp
The optical black clamp loop is used to remove residual offsets
in the signal chain and to track low frequency variations in the
CCD’s black level. During the optical black (shielded) pixel inter-
val on each line, the ADC output is compared with a fixed black
level reference, selected by the user in the Clamp Level register.
The value can be programmed between 0 LSB and 255 LSB in
256 steps. The resulting error signal is filtered to reduce noise,
and the correction value is applied to the ADC input through a
D/A converter. Normally, the optical black clamp loop is turned
on once per horizontal line, but this loop can be updated more
slowly to suit a particular application. If external digital clamp-
ing is used during the postprocessing, the AD9995 optical black
clamping may be disabled using Bit D2 in the OPRMODE regis-
ter. When the loop is disabled, the Clamp Level register may still
be used to provide programmable offset adjustment.
The CLPOB pulse should be placed during the CCD’s optical
black pixels. It is recommended that the CLPOB pulse dura-
tion be at least 20 pixels wide to minimize clamp noise. Shorter
pulsewidths may be used, but clamp noise may increase, and the
ability to track low frequency variations in the black level will
be reduced. See the Horizontal Clamping and Blanking section
and the Horizontal Timing Sequence Example section for timing
examples.
Digital Data Outputs
The AD9995 digital output data is latched using the DOUT
PHASE register value, as shown in Figure 33. Output data timing
is shown in Figure 8a. It is also possible to leave the output latches
transparent so that the data outputs are valid immediately from
the A/D converter. Programming the AFE CONTROL register bit
D4 to 1 will set the output latches transparent. The data outputs
can also be disabled (three-stated) by setting the AFE CONTROL
register Bit D3 to 1.
The data output coding is normally straight binary, but the
coding my be changed to gray coding by setting the AFE CON-
TROL register Bit D5 to 1.
REV. 0
相關PDF資料
PDF描述
AD9995 12-Bit CCD Signal Processor with Precision Timing ⑩ Generator
ADA4000-2ARMZ-RL Low Cost, Precision JFET Input Operational Amplifiers
ADA4000-1 Low Cost, Precision JFET Input Operational Amplifiers
ADA4000-1_07 Low Cost, Precision JFET Input Operational Amplifiers
ADA4000-1ARZ Low Cost, Precision JFET Input Operational Amplifiers
相關代理商/技術參數
參數描述
AD9995KCPZ 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數字 輸出類型:數字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:20-TSSOP 包裝:管件
AD9995KCPZRL 功能描述:IC CCD SIGNAL PROCESSOR 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數字 輸出類型:數字 接口:JTAG,串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:20-TSSOP 包裝:管件
AD9995KCPZRL7 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9996BBCZ 制造商:Rochester Electronics LLC 功能描述:14B 40 MSPS AFETG CONVERTER - Bulk
AD9996BBCZRL 制造商:Rochester Electronics LLC 功能描述:- Bulk
主站蜘蛛池模板: 桂阳县| 大姚县| 河北区| 湖北省| 通河县| 郓城县| 辛集市| 民丰县| 北京市| 彰化县| 正镶白旗| 常山县| 故城县| 庄河市| 香港| 通河县| 九龙坡区| 洪洞县| 岳阳市| 镇巴县| 邯郸县| 丹东市| 卢氏县| 延津县| 甘谷县| 汽车| 平顺县| 葫芦岛市| 古丈县| 江永县| 张家界市| 兴文县| 舞钢市| 辉南县| 杨浦区| 任丘市| 喀什市| 张家港市| 黄大仙区| 蓬溪县| 潞城市|