- 您現在的位置：買賣IC網 > PDF目錄374034 > ADSP-2163BP-100 (ANALOG DEVICES INC) RECTIFIER FAST-RECOVERY SINGLE 1.5A 100V 50A-ifsm 1V-vf 50ns 5uA-ir DO-15 1K/BULK PDF資料下載
參數資料
| 型號： | ADSP-2163BP-100 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數字信號處理 |
| 英文描述： | RECTIFIER FAST-RECOVERY SINGLE 1.5A 100V 50A-ifsm 1V-vf 50ns 5uA-ir DO-15 1K/BULK |
| 中文描述： | 24-BIT, 25 MHz, OTHER DSP, PQCC68 |
| 封裝： | PLASTIC, LCC-68 |
| 文件頁數： | 6/39頁 |
| 文件大小： | 243K |
| 代理商： | ADSP-2163BP-100 |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
REV. 0
ADSP-216x
–6–
CLKIN
CLKOUT
XTAL
ADSP-216x
Figure 2. External Crystal Connections
A clock output signal (CLKOUT) is generated by the processor,
synchronized to the processor’s internal cycles.
Reset
The
RESET
signal initiates a complete reset of the ADSP-216x.
The
RESET
signal must be asserted when the chip is powered
up to assure proper initialization. If the
RESET
signal is applied
during initial power-up, it must be held long enough to allow
the processor’s internal clock to stabilize. If
RESET
is activated
at any time after power-up and the input clock frequency does
not change, the processor’s internal clock continues and does
not require this stabilization time.
The power-up sequence is defined as the total time required for
the crystal oscillator circuit to stabilize after a valid V
DD
is
applied to the processor and for the internal phase-locked loop
(PLL) to lock onto the specific crystal frequency. A minimum of
2000 t
CK
cycles will ensure that the PLL has locked (this does
not, however, include the crystal oscillator start-up time).
During this power-up sequence the
RESET
signal should be
held low. On any subsequent resets, the
RESET
signal must
meet the minimum pulsewidth specification, t
RSP
.
To generate the
RESET
signal, use either an RC circuit with an
external Schmidt trigger or a commercially available reset IC.
(Do not use only an RC circuit.)
The
RESET
input resets all internal stack pointers to the empty
stack condition, masks all interrupts, and clears the MSTAT
register. When
RESET
is released, the boot loading sequence is
performed (provided there is no pending bus request and the chip
is configured for booting, with MMAP = 0). The first instruction is
then fetched from internal program memory location 0x0000.
PIN FUNCTION DESCRIPTIONS
Pin
Name(s)
Address
Data
1
# of
Pins
14
24
Input/
Output
O
I/O
Function
Address outputs for program, data and boot memory.
Data I/O pins for program and data memories. Input only for
boot memory, with two MSBs used for boot memory addresses.
Unused data lines may be left floating.
Processor Reset Input
External Interrupt Request #2
External Bus Request Input
External Bus Grant Output
External Program Memory Select
External Data Memory Select
Boot Memory Select
External Memory Read Enable
External Memory Write Enable
Memory Map Select Input
External Clock or Quartz Crystal Input
Processor Clock Output
Power Supply Pins
Ground Pins
Serial Port 0 Pins (
TFS0, RFS0, DT0, DR0, SCLK0
)
Serial Port 1 Pins (
TFS1, RFS1, DT1, DR1, SCLK1
)
RESET
IRQ2
BR
2
BG
PMS
DMS
BMS
RD
WR
MMAP
CLKIN, XTAL
CLKOUT
V
DD
GND
SPORT0
SPORT1
or
Interrupts and Flags:
IRQ0
(RFS1)
IRQ1
(TFS1)
FI
(DR1)
FO
(DT1)
PWDACK
3
PWDFLAG
3
1
1
1
1
1
1
1
1
1
1
2
1
I
I
I
O
O
O
O
O
O
I
I
O
5
5
I/O
I/O
1
1
1
1
1
1
I
I
I
O
O
I
External Interrupt Request #0
External Interrupt Request #1
Flag Input Pin
Flag Output Pin
Indicates when the processor has entered power-down.
Low-to-High Transition of the Power-Down Flag. Input pin can
be used to terminate power-down.
NOTES
1
Unused data bus lines may be left floating.
2
BR
must be tied high (to V
) if not used.
3
Only on ADSP-2165/ADSP-2166.
相關PDF資料 |
PDF描述 |
|---|---|
| ADSP-2163BP-66 | DSP Microcomputers with ROM |
| ADSP-2163BS-100 | 100V 1A ULTRA FAST LOW-LOSS CONTROLLED AVALANCHE RECTIFIER, SMA US1 SERIES, DO- |
| ADSP-2163BS-66 | DSP Microcomputers with ROM |
| ADSP-2163KS-100 | DSP Microcomputers with ROM |
| ADSP-2163KS-66 | DSP Microcomputers with ROM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADSP-2163BP-1002 | 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2100 Family DSP Microcomputers |
| ADSP-2163BP-66 | 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2100 Family DSP Microcomputers |
| ADSP-2163BP-662 | 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2100 Family DSP Microcomputers |
| ADSP-2163BS-100 | 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2100 Family DSP Microcomputers |
| ADSP-2163BS-1002 | 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2100 Family DSP Microcomputers |
發布緊急采購，3分鐘左右您將得到回復。