- 您現在的位置：買賣IC網 > PDF目錄374036 > ADSP-2186L (Analog Devices, Inc.) Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection PDF資料下載
參數資料
| 型號： | ADSP-2186L |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 基準電壓源/電流源 |
| 英文描述： | Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection |
| 中文描述： | 無電容，NMOS管，150mA的低壓差穩壓器的反向電流保護 |
| 文件頁數： | 4/34頁 |
| 文件大?。?/td> | 256K |
| 代理商： | ADSP-2186L |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
ADSP-2186L
–4–
REV. A
Common-Mode Pins
#
of
Pins put
1
1
1
1
1
1
1
1
1
1
1
1
Input/
Out-
Pin
Name(s)
RESET
BR
BG
BGH
DMS
PMS
IOMS
BMS
CMS
RD
WR
IRQ2/
Function
Processor Reset Input
Bus Request Input
Bus Grant Output
Bus Grant Hung Output
Data Memory Select Output
Program Memory Select Output
Memory Select Output
Byte Memory Select Output
Combined Memory Select Output
Memory Read Enable Output
Memory Write Enable Output
Edge- or Level-Sensitive
Interrupt Request
1
Programmable I/O Pin
Level-Sensitive Interrupt Requests
1
Programmable I/O Pin
Level-Sensitive Interrupt Requests
1
Programmable I/O Pin
Edge-Sensitive Interrupt Requests
1
Programmable I/O Pin
Programmable I/O Pin
Mode Select Input—Checked
only During
RESET
Programmable I/O Pin During
Normal Operation
Mode Select Input—Checked
only During
RESET
Programmable I/O Pin During
Normal Operation
Mode Select Input—Checked
only During
RESET
Programmable I/O Pin During
Normal Operation
Clock or Quartz Crystal Input
Processor Clock Output
Serial Port I/O Pins
Serial Port I/O Pins
Edge- or Level-Sensitive Interrupts,
Flag In, Flag Out
2
Power-Down Control Input
Power-Down Control Output
Output Flags
Power and Ground
For Emulation Use
3
I
I
O
O
O
O
O
O
O
O
O
I
PF7
IRQL0/
PF5
IRQL1/
PF6
IRQE/
PF4
PF3
Mode C/
I/O
I
I/O
I
I/O
I
I/O
I/O
I
1
1
1
1
1
PF2
I/O
Mode B/
1
I
PF1
I/O
Mode A/
1
I
PF0
I/O
CLKIN, XTAL 2
CLKOUT
SPORT0
SPORT1
IRQ1:0
FI, FO
PWD
PWDACK
FL0, FL1, FL2 3
V
DD
and GND
EZ-Port
I
O
I/O
I/O
1
5
5
1
1
I
O
O
I
I/O
16
9
NOTES
1
Interrupt/Flag pins retain both functions concurrently. If IMASK is set to
enable the corresponding interrupts, the DSP will vector to the appropriate
interrupt vector address when the pin is asserted, either by external devices or
set as a programmable flag.
2
SPORT configuration determined by the DSP System Control Register. Soft-
ware configurable.
3
See Designing an EZ-ICE-Compatible System in this data sheet for complete
information.
Memory Interface Pins
The ADSP-2186L processor can be used in one of two modes:
Full Memory Mode, which allows BDMA operation with full
external overlay memory and I/O capability, or Host Mode, which
allows IDMA operation with limited external addressing capabili-
ties. The operating mode is determined by the state of the Mode C
pin during reset and cannot be changed while the processor is
running. (See Table VI for complete mode operation descriptions.)
Full Memory Mode Pins (Mode C = 0)
#
of
Input/
Pin Name
Pins
Output
Function
A13:0
14
O
Address Output Pins for Pro-
gram, Data, Byte and I/O Spaces
Data I/O Pins for Program,
Data, Byte and I/O Spaces
(8 MSBs Are Also Used as
Byte Memory Addresses)
D23:0
24
I/O
Host Mode Pins (Mode C = 1)
#
of
Pin Name
Pins
Input/
Output
Function
IAD15:0
A0
16
1
I/O
O
IDMA Port Address/Data Bus
Address Pin for External I/O,
Program, Data or Byte Access
Data I/O Pins for Program,
Data Byte and I/O Spaces
IDMA Write Enable
IDMA Read Enable
IDMA Address Latch Pin
IDMA Select
IDMA Port Acknowledge
D23:8
16
I/O
IWR
IRD
IAL
IS
IACK
1
1
1
1
1
I
I
I
I
O
In Host Mode, external peripheral addresses can be decoded using the A0,
CMS
,
PMS
,
DMS
and
IOMS
signals.
Setting Memory Mode
Memory Mode selection for the ADSP-2186L is made during
chip reset through the use of the Mode C pin. This pin is multi-
plexed with the DSP’s PF2 pin, so care must be taken in how
the mode selection is made. The two methods for selecting the
value of Mode C are passive and active.
Passive configuration involves the use a pull-up or pull-down
resistor connected to the Mode C pin. To minimize power
consumption, or if the PF2 pin is to be used as an output in the
DSP application, a weak pull-up or pull-down, on the order of
100 k
, can be used. This value should be sufficient to pull the
pin to the desired level and still allow the pin to operate as a
programmable flag output without undue strain on the processor’s
output driver. For minimum power consumption during
power-down, reconfigure PF2 to be an input, as the pull-up or
pull-down will hold the pin in a known state, and will not switch.
Active configuration involves the use of a three-stateable exter-
nal driver connected to the Mode C pin. A driver’s output en-
able should be connected to the DSP’s
RESET
signal such that
it only drives the PF2 pin when
RESET
is active (low). After
RESET
is deasserted, the driver should three-state, thus allow-
ing full use of the PF2 pin as either an input or output.
相關PDF資料 |
PDF描述 |
|---|---|
| ADSP-2186MBST-266 | DSP Microcomputer |
| ADSP-2186M | Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection |
| ADSP-2186MKST-300 | DSP Microcomputer |
| ADSP-2186MKCA-300 | CAP 33PF 50V 1206 |
| ADSP-2186MBCA-266 | DSP Microcomputer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADSP-2186L1111 | 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer |
| ADSP-2186LBCA-160 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 40MHz 40MIPS 144-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:8K/8K 16 BIT DSP 40 MIPS 3.3V MINI BGA - Bulk |
| ADSP2186LBCA-160 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADSP-2186LBCA-160R | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 40MHz 40MIPS 144-Pin CSP-BGA T/R |
| ADSP-2186LBCA-160R3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer |
發布緊急采購，3分鐘左右您將得到回復。