- 您現在的位置：買賣IC網 > PDF目錄374037 > ADSP-2195 (Analog Devices, Inc.) LM2991 Negative Low Dropout Adjustable Regulator; Package: CERDIP; No of Pins: 16; Qty per Container: 25; Container: Rail PDF資料下載
參數資料
| 型號： | ADSP-2195 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | LM2991 Negative Low Dropout Adjustable Regulator; Package: CERDIP; No of Pins: 16; Qty per Container: 25; Container: Rail |
| 中文描述： | DSP的微機 |
| 文件頁數： | 25/68頁 |
| 文件大?。?/td> | 951K |
| 代理商： | ADSP-2195 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
This information applies to a product under development. Its characteristics and specifications are subject to change with-
out notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.
25
REV. PrA
For current information contact Analog Devices at 800/262-5643
ADSP-2195
September 2001
Clock In and Clock Out Cycle Timing
Table 8
and
Figure 11
describe clock and reset operations. Per
V
DDINT
Internal (Core) Supply Voltage, –0.3 to 3.0 V on
page 24
, combinations of CLKIN and clock multipliers must not select core/peripheral clocks in excess of 160/100 MHz.
Table 8. Clock In and Clock Out Cycle Timing
Parameter
Description
Min
Max
Unit
Switching Characteristic
t
CKOD
CLKOUT delay from CLKIN
0
5.8
ns
t
CKO
CLKOUT period
1
1
Figure 11
shows a 2 ratio between CLKOUT = 2
see the System Design chapter of the
ADSP-219x/2191 DSP Hardware Reference
.
2
In clock multiplier mode and MSEL6–0 set for 1:1 (or CLKIN=CCLK), t
CK
=t
CCLK
.
3
In bypass mode, t
CK
=t
CCLK
.
CLKIN (or t
= 2
t
CCLK
), but the ratio has many programmable options. For more information
10
ns
Timing Requirements
t
CK
CLKIN period
2,3
6.25
200
ns
t
CKL
CLKIN low pulse
2.2
ns
t
CKH
CLKIN high pulse
2.2
ns
t
WRST
RESET asserted pulsewidth low
200t
CLKOUT
ns
t
MSLS
MSELx/BYPASS stable before RESET asserted setup
160
μs
t
MSLH
MSELx/BYPASS stable after RESET de-asserted hold
1000
ns
Figure 11. Clock In and Clock Out Cycle Timing
3
&
&
*'
&
3
%
3
&
3
&
3
&
3
3
&
3
3
3
相關PDF資料 |
PDF描述 |
|---|---|
| ADSP-2195MBCA-140X | LM2991 Negative Low Dropout Adjustable Regulator; Package: CERDIP; No of Pins: 16; Container: Rail |
| ADSP-2195MKST-160X | LM2991 Negative Low Dropout Adjustable Regulator; Package: TO-263; No of Pins: 5; Qty per Container: 45; Container: Rail |
| ADSP-2196 | DSP Microcomputer |
| ADSP-2196MBCA-140X | DSP Microcomputer |
| ADSP-2196MBST-140X | DSP Microcomputer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADSP-2195MBCA-140 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 24-Bit 140MHz 140MIPS 144-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:16-BIT,140 MIPS, 2.5V, 80KBYTES RAM - Bulk |
| ADSP-2195MBST-140 | 功能描述:IC DSP CONTROLLER 16BIT 144LQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數字式信號處理器） 系列:ADSP-21xx 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C，McASP，McBSP 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA，FCBGA 供應商設備封裝:548-FCBGA（27x27） 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-2195MKCA-160 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 24-Bit 160MHz 160MIPS 144-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:16-BIT,160 MIPS, 2.5V, 80KBYTES RAM - Bulk |
| ADSP-2195MKST-160 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 24-Bit 160MHz 160MIPS 144-Pin LQFP 制造商:Analog Devices 功能描述:IC MICROCOMPUTER 16-BIT |
| adsp-2196mbca-140 | 制造商:Analog Devices 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。