- 您現在的位置：買賣IC網 > PDF目錄374044 > ADV601 (Analog Devices, Inc.) Low Cost Multiformat Video Codec PDF資料下載
參數資料
| 型號： | ADV601 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 視頻Codec |
| 英文描述： | Low Cost Multiformat Video Codec |
| 中文描述： | 低成本多格式視頻解碼器 |
| 文件頁數： | 12/52頁 |
| 文件大小： | 606K |
| 代理商： | ADV601 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
ADV601
–12–
REV. 0
[5]
Video Interface Master/Slave Mode Select,
M/S
. This bit selects the following:
0
Slave mode video interface (External control of video timing, HSYNC-VSYNC-FIELD are inputs),
reset value
1
Master mode video interface (ADV601 controls video timing, HSYNC-VSYNC are outputs)
Video Interface 525/625 (NTSC/PAL) Mode Select,
P/N
. This bit selects the following:
0
525 mode video interface,
reset value
1
625 mode video interface
Video Interface Encode/Decode Mode Select,
E/D
. This bit selects the following:
0
Decode mode video interface (compressed-to-raw)
1
Encode mode video interface (raw-to-compressed),
reset value
Video Interface Square Pixel Mode Enable,
SPE
. This bit selects the following:
0
Disable Square Pixel mode video interface
1
Enable Square Pixel mode video interface,
reset value
Video Interface Bipolar/Unipolar Color Component Select,
BUC
. This bit selects the following:
0
Bipolar color component mode video interface,
reset value
1
Unipolar color component mode video interface
External DSP Select for bin width calculations,
DSP
. This bit selects the following:
0
Host provides bin width calculation,
reset value
1
External DSP provides bin width calculation
Video Interface Software Reset,
SWR
. This bit has the following effects on ADV601 operations:
0
Normal operation
1
Software Reset. This bit is set on hardware reset and must be cleared before the ADV601 can begin processing. (
reset value
)
When this bit is set during encode, the ADV601 completes processing the current field then suspends operation until the
SWR bit is cleared. When this bit is set during decode, the ADV601 suspends operation immediately and does not resume
operation until the SWR bit is cleared. Note that this bit must be set whenever any other bit in the Mode register is changed.
HSYNC pin Polarity,
PHSYNC
. This bit has the following effects on ADV601 operations:
0
HSYNC is HI during blanking,
reset value
1
HSYNC is LO during blanking (HI during active)
HIRQ
pin Polarity,
PHIRQ
. This bit has the following effects on ADV601 operations:
0
HIRQ
is active LO,
reset value
1
HIRQ
is active HI
[15:14] Reserved (always write zero)
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
FIFO Control Register
Indirect (Read/Write) Register Index 0x01
This register holds the service-request settings for the ADV601’s host interface FIFO, causing interrupts for the “nearly full” and
“nearly empty” levels. Because each register is four bits in size, and the FIFO is 512 positions, the 4-bit value must be multiplied by
32 (decimal) to determine the exact value for encode service level (nearly full) and decode service level (nearly empty). The ADV601
uses these setting to determine when to generate a FIFO Service Request related host interrupt (FIFOSRQ bit and FIFO_SRQ pin).
[3:0]
Encode Service Level,
ESL[3:0]
. The value in this field determines when the FIFO is considered nearly full on encode; a condi-
tion that generates a FIFO service request condition in encode mode. Since this register is four bits (16 states), and the FIFO is
512 positions, the step size for each bit in this register is 32 positions. The following table summarizes sample states of the
register and their meaning.
ESL Interrupt When . . .
0000 Disables service requests (FIFO_SRQ never goes HI during encode)
0001 FIFO has only 32 positions filled (FIFO_SRQ when >= 32 positions are filled)
1000 FIFO is 1/2 full,
reset value
1111 FIFO has only 32 positions empty (480 positions filled)
[7:4]
Decode Service Level,
DSL[7:4]
. The value in this field determines when the FIFO is considered nearly empty in decode; a
condition that generates a FIFO service request in decode mode. Because this register is four bits (16 states), and the FIFO
is 512 positions, the step size for each bit in this register is 32 positions. The following table summarizes sample states of the
register and their meaning.
DSL Interrupt When . . .
0000 Disables service requests (FIFO_SRQ never goes HI)
0001 FIFO has only 32 positions filled (480 positions empty)
1000 FIFO is 1/2 empty,
reset value
1111 FIFO has only 32 positions empty (FIFO_SRQ when >= 32 positions are empty)
[15:8]
Reserved (always write zero)
相關PDF資料 |
PDF描述 |
|---|---|
| ADV601JS | Low Cost Multiformat Video Codec |
| ADV601LC | Ultralow Cost Video Codec |
| ADV601LCJST | Ultralow Cost Video Codec |
| ADV7120KP30 | CMOS 80 MHz, Triple 8-Bit Video DAC |
| ADV7120 | CMOS 80 MHz, Triple 8-Bit Video DAC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADV601E-VIDEOPIPE | 制造商:Analog Devices 功能描述:VIDEOPIPE |
| ADV601JS | 制造商:Analog Devices 功能描述:Multiformat Video Codec 160-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADV601JS12 | 制造商:Analog Devices 功能描述:Multiformat Video Codec 160-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:DIGITAL VIDEO CODEC REV 1.2 - Bulk |
| ADV601LC | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultralow Cost Video Codec |
| ADV601LCERAG1266B-0.5 | 制造商:Analog Devices 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。