- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄22003 > AGLE600V2-FGG484 (Microsemi SoC)IC FPGA IGLOOE 1.2-1.5V 484FPBG PDF資料下載
參數(shù)資料
| 型號： | AGLE600V2-FGG484 |
| 廠商： | Microsemi SoC |
| 文件頁數(shù)： | 66/166頁 |
| 文件大小： | 0K |
| 描述： | IC FPGA IGLOOE 1.2-1.5V 484FPBG |
| 標(biāo)準(zhǔn)包裝： | 60 |
| 系列： | IGLOOe |
| 邏輯元件/單元數(shù)： | 13824 |
| RAM 位總計： | 110592 |
| 輸入/輸出數(shù)： | 270 |
| 門數(shù)： | 600000 |
| 電源電壓： | 1.14 V ~ 1.575 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 484-BGA |
| 供應(yīng)商設(shè)備封裝： | 484-FPBGA（23x23） |
| 其它名稱： | 1100-1119 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁當(dāng)前第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁
Datasheet Information
5-2
Revision 13
Revision 10
(April 2012)
In Table 2-2 Recommended Operating Conditions 1, VPUMP programming voltage for
operation was changed from "0 to 3.45 V" to "0 to 3.6 V" (SAR 32256). Values for
VCCPLL at 1.2–1.5 V DC core supply voltage were changed from "1.14 to 1.26 V" to
"1.14 to 1.575 V" (SAR 34701).
The tables in the "Quiescent Supply Current" section were updated with revised notes
on IDD. Table 2-8 Power Supply State per Mode is new (SARs 34745, 36949).
(example) (SAR 37105).
"TBD" for 3.3 V LVCMOS Wide Range in Table 2-28 I/O Output Buffer Maximum
Resistances1 and Table 2-30 I/O Short Currents IOSH/IOSL was replaced by "Same
as regular 3.3 V LVCMOS" (SAR 33855). Values were also added for 1.2 V LVCMOS
and 1.2 V LVCMOS Wide Range.
The formulas in the table notes for Table 2-29 I/O Weak Pull-Up/Pull-Down
Resistances were corrected (SAR 34753).
IOSH and IOSL values were added to 3.3 V LVCMOS Wide Range Table 2-40
Minimum and Maximum DC Input and Output Levels, and 1.2 V LVCMOS Wide Range
Figure 2-48 FIFO Read and Figure 2-49 FIFO Write have been added (SAR 34844).
Characteristics" section and Output DDR "Timing Characteristics" section (SAR 34802).
Minimum pulse width High and Low values were added to the tables in the "Global Tree
Timing Characteristics" section. The maximum frequency for global clock parameter
was removed from these tables because a frequency on the global is only an indication
of what the global network can do. There are other limiters such as the SRAM, I/Os, and
PLL. SmartTime software should be used to determine the design frequency (SAR
36952).
Revision 9
(March 2012)
revised to clarify that although no existing security measures can give an absolute
guarantee, Microsemi FPGAs implement the best security available in the industry (SAR
34665).
The Y security option and Licensed DPA Logo were added to the "IGLOOe Ordering
Information" section. The trademarked Licensed DPA Logo identifies that a product is
covered by a DPA counter-measures license from Cryptography Research (SAR
34725).
The following sentence was removed from the "Advanced Architecture" section:
"In addition, extensive on-chip programming circuitry allows for rapid, single-voltage
(3.3 V) programming of IGLOOe devices via an IEEE 1532 JTAG interface" (SAR
34685).
The "Specifying I/O States During Programming" section is new (SAR 34696).
Values for VCCPLL at 1.5 V DC core supply voltage were changed from "1.4 to 1.6 V" to
"1.425 to 1.575 V" in Table 2-2 Recommended Operating Conditions 1 (SAR 32292).
The reference to guidelines for global spines and VersaTile rows, given in the "Global
Clock Contribution—PCLOCK" section, was corrected to t
he "Spine Architecture"
section of the Global Resources chapter in the IGLOOe FPGA Fabric User's Guide
(SAR 34731).
Revision
Changes
Page
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AIML-0603-56NK-T | INDUCTOR MULTILAYER 56NH 0603 |
| HAZ151MBACRBKR | CAP CER 150PF 1KV 20% RADIAL |
| HAZ151MBABREKR | CAP CER 150PF 1KV 20% RADIAL |
| 8-1624112-7 | INDUCTOR .11UH 5% 0603 |
| TAP476K020CRW | CAP TANT 47UF 20V 10% RADIAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AGLE600V2-FGG484I | 功能描述:IC FPGA 1KB FLASH 600K 484-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:IGLOOe 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計:6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA（23x23） |
| AGLE600V2-FGG896 | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOOe Low-Power Flash FPGAs with Flash Freeze Technology |
| AGLE600V2-FGG896ES | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOOe Low-Power Flash FPGAs with Flash Freeze Technology |
| AGLE600V2-FGG896I | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOOe Low-Power Flash FPGAs with Flash Freeze Technology |
| AGLE600V2-FGG896PP | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOOe Low-Power Flash FPGAs with Flash Freeze Technology |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。