Revision 13 2-91 Clock Conditioning Circuits CCC Electrical Specifications Timing Characteristics Ta" />

欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AGLE600V2-FGG484
廠商: Microsemi SoC
文件頁數: 8/166頁
文件大?。?/td> 0K
描述: IC FPGA IGLOOE 1.2-1.5V 484FPBG
標準包裝: 60
系列: IGLOOe
邏輯元件/單元數: 13824
RAM 位總計: 110592
輸入/輸出數: 270
門數: 600000
電源電壓: 1.14 V ~ 1.575 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 70°C
封裝/外殼: 484-BGA
供應商設備封裝: 484-FPBGA(23x23)
其它名稱: 1100-1119
IGLOOe Low Power Flash FPGAs
Revision 13
2-91
Clock Conditioning Circuits
CCC Electrical Specifications
Timing Characteristics
Table 2-143 IGLOOe CCC/PLL Specification
For IGLOOe V2 or V5 Devices, 1.5 V DC Core Supply Voltage
Parameter
Min.
Typ.
Max.
Units
Clock Conditioning Circuitry Input Frequency fIN_CCC
1.5
250
MHz
Clock Conditioning Circuitry Output Frequency fOUT_CCC
0.75
250
MHz
Serial Clock (SCLK) for Dynamic PLL1
100
MHz
Delay Increments in Programmable Delay Blocks 2, 3
3604
ps
Number of Programmable Values in Each Programmable Delay
Block
32
ns
Input Cycle-to-Cycle Jitter (peak magnitude)
1
CCC Output Peak-to-Peak Period Jitter FCCC_OUT
Max Peak-to-Peak Period Jitter
1 Global
Network
Used
External
FB Used
3 Global
Networks
Used
0.75 MHz to 24 MHz
0.50%
0.75%
0.70%
24 MHz to 100 MHz
1.00%
1.50%
1.20%
100 MHz to 250 MHz
2.50%
3.75%
2.75%
Acquisition Time
LockControl = 0
300
s
LockControl = 1
6.0
ms
Tracking Jitter5
LockControl = 0
2.5
ns
LockControl = 1
1.5
ns
Output Duty Cycle
48.5
51.5
%
Delay Range in Block: Programmable Delay 1 2, 3, 6
1.25
15.65
ns
Delay Range in Block: Programmable Delay 2 2, 3, 6
0.469
15.65
ns
Delay Range in Block: Fixed Delay 2, 3
3.5
ns
Notes:
1. Maximum value obtained for a Std. speed grade device in Worst Case Commercial Conditions. For specific junction
temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
2. This delay is a function of voltage and temperature. See Table 2-6 on page 2-6 and Table 2-7 on page 2-6 for deratings.
3. TJ = 25°C, VCC = 1.5 V
4. When the CCC/PLL core is generated by Microsemi core generator software, not all delay values of the specified delay
increments are available. Refer to the Libero SoC Online Help associated with the core for more information.
5. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to the PLL input clock
edge. Tracking jitter does not measure the variation in PLL output period, which is covered by the period jitter
parameter.
6. For definitions of Type 1 and Type 2, refer to the PLL Block Diagram in the "Clock Conditioning Circuits in IGLOO and
ProASIC3 Devices" chapter of the IGLOOe FPGA Fabric User’s Guide.
相關PDF資料
PDF描述
AIML-0603-56NK-T INDUCTOR MULTILAYER 56NH 0603
HAZ151MBACRBKR CAP CER 150PF 1KV 20% RADIAL
HAZ151MBABREKR CAP CER 150PF 1KV 20% RADIAL
8-1624112-7 INDUCTOR .11UH 5% 0603
TAP476K020CRW CAP TANT 47UF 20V 10% RADIAL
相關代理商/技術參數
參數描述
AGLE600V2-FGG484I 功能描述:IC FPGA 1KB FLASH 600K 484-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現場可編程門陣列) 系列:IGLOOe 產品培訓模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產品:Cyclone? IV FPGAs 標準包裝:60 系列:CYCLONE® IV GX LAB/CLB數:9360 邏輯元件/單元數:149760 RAM 位總計:6635520 輸入/輸出數:270 門數:- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應商設備封裝:484-FBGA(23x23)
AGLE600V2-FGG896 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOOe Low-Power Flash FPGAs with Flash Freeze Technology
AGLE600V2-FGG896ES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOOe Low-Power Flash FPGAs with Flash Freeze Technology
AGLE600V2-FGG896I 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOOe Low-Power Flash FPGAs with Flash Freeze Technology
AGLE600V2-FGG896PP 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOOe Low-Power Flash FPGAs with Flash Freeze Technology
主站蜘蛛池模板: 赣州市| 蒲江县| 泾源县| 红原县| 昌吉市| 织金县| 汤原县| 阿克苏市| 舞钢市| 云和县| 安岳县| 丽水市| 清镇市| 西乌珠穆沁旗| 张家口市| 郁南县| 新乐市| 高青县| 崇文区| 翼城县| 祁阳县| 岑巩县| 镇安县| 崇信县| 江源县| 深州市| 松阳县| 康保县| 虎林市| 宁安市| 高雄市| 财经| 雅江县| 天等县| 富宁县| 铅山县| 隆尧县| 恩平市| 张家川| 红原县| 体育|