2-90 Revision 13 1.2 V DC Core Voltage Table 2-141 AGLE600 Global Resource

欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AGLE600V2-FGG484
廠商: Microsemi SoC
文件頁數: 7/166頁
文件大?。?/td> 0K
描述: IC FPGA IGLOOE 1.2-1.5V 484FPBG
標準包裝: 60
系列: IGLOOe
邏輯元件/單元數: 13824
RAM 位總計: 110592
輸入/輸出數: 270
門數: 600000
電源電壓: 1.14 V ~ 1.575 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 70°C
封裝/外殼: 484-BGA
供應商設備封裝: 484-FPBGA(23x23)
其它名稱: 1100-1119
IGLOOe DC and Switching Characteristics
2-90
Revision 13
1.2 V DC Core Voltage
Table 2-141 AGLE600 Global Resource
Commercial-Case Conditions: TJ = 70°C, VCC = 1.14 V
Parameter
Description
Std.
Units
Min.1
Max.2
tRCKL
Input Low Delay for Global Clock
2.22
2.67
ns
tRCKH
Input High Delay for Global Clock
2.32
2.93
ns
tRCKMPWH
Minimum Pulse Width HIGH for Global Clock
1.40
ns
tRCKMPWL
Minimum Pulse Width LOW for Global Clock
1.65
ns
tRCKSW
Maximum Skew for Global Clock
0.61
ns
Notes:
1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element,
located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully
loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-6 for derating values.
Table 2-142 AGLE3000 Global Resource
Commercial-Case Conditions: TJ = 70°C, VCC = 1.14 V
Parameter
Description
Std.
Units
Min.1
Max.2
tRCKL
Input Low Delay for Global Clock
2.83
3.27
ns
tRCKH
Input High Delay for Global Clock
3.00
3.61
ns
tRCKMPWH
Minimum Pulse Width HIGH for Global Clock
1.40
ns
tRCKMPWL
Minimum Pulse Width LOW for Global Clock
1.65
ns
tRCKSW
Maximum Skew for Global Clock
0.61
ns
Notes:
1. Value reflects minimum load. The delay is measured from the CCC output to the clock pin of a sequential element,
located in a lightly loaded row (single element is connected to the global net).
2. Value reflects maximum load. The delay is measured on the clock pin of the farthest sequential element, located in a fully
loaded row (all available flip-flops are connected to the global net in the row).
3. For specific junction temperature and voltage supply levels, refer to Table 2-7 on page 2-6 for derating values.
相關PDF資料
PDF描述
AIML-0603-56NK-T INDUCTOR MULTILAYER 56NH 0603
HAZ151MBACRBKR CAP CER 150PF 1KV 20% RADIAL
HAZ151MBABREKR CAP CER 150PF 1KV 20% RADIAL
8-1624112-7 INDUCTOR .11UH 5% 0603
TAP476K020CRW CAP TANT 47UF 20V 10% RADIAL
相關代理商/技術參數
參數描述
AGLE600V2-FGG484I 功能描述:IC FPGA 1KB FLASH 600K 484-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現場可編程門陣列) 系列:IGLOOe 產品培訓模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產品:Cyclone? IV FPGAs 標準包裝:60 系列:CYCLONE® IV GX LAB/CLB數:9360 邏輯元件/單元數:149760 RAM 位總計:6635520 輸入/輸出數:270 門數:- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應商設備封裝:484-FBGA(23x23)
AGLE600V2-FGG896 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOOe Low-Power Flash FPGAs with Flash Freeze Technology
AGLE600V2-FGG896ES 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOOe Low-Power Flash FPGAs with Flash Freeze Technology
AGLE600V2-FGG896I 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOOe Low-Power Flash FPGAs with Flash Freeze Technology
AGLE600V2-FGG896PP 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOOe Low-Power Flash FPGAs with Flash Freeze Technology
主站蜘蛛池模板: 绥化市| 石台县| 吉安县| 英德市| 麻江县| 洛南县| 镇沅| 仙游县| 泰宁县| 大兴区| 苍南县| 内丘县| 岳阳县| 故城县| 广丰县| 鄂温| 永康市| 绵阳市| 读书| 咸宁市| 云南省| 翼城县| 金寨县| 南丹县| 东方市| 剑河县| 长宁县| 贵定县| 周口市| 增城市| 澄迈县| 睢宁县| 射阳县| 平泉县| 阿克| 青岛市| 正宁县| 双牌县| 奈曼旗| 连州市| 栾城县|