欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: GS9092ACNE3
廠商: Gennum Corporation
英文描述: GS9092A GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
中文描述: GS9092A GenLINX - R的第三270Mb / s的串行SDI和DVB - ASI在內
文件頁數: 32/59頁
文件大小: 614K
代理商: GS9092ACNE3
GS9092A Data Sheet
34715 - 0
February 2006
32 of 59
3.3.4 Bypass Mode
The internal FIFO is in bypass mode when the application layer sets the FIFO_EN
or IOPROC_EN pin LOW, or the FIFO_MODE[1:0] bits in the IOPROC_DISABLE
register are configured to 11b. By default, the FIFO_MODE[1:0] bits are set to 11b
by the device whenever both the SMPTE_BYPASS and DVB_ASI pins are LOW;
however, the application layer may program the FIFO_MODE[1:0] bits as required.
In bypass mode, the FIFO is not inserted into the video path and data is presented
to the input of the device synchronously with the PCLK input. The FIFO will be
disabled and placed in static mode to save power.
3.4 SMPTE Mode
The GS9092A enters SMPTE mode when the SMPTE_BYPASS pin is set HIGH
and the DVB_ASI pin is set LOW.
In this mode, the parallel data will be scrambled according to SMPTE 259M and
NRZ-to-NRZI encoded prior to serialization.
3.4.1 I/O Status Signals
When DETECT_TRS is LOW, the device will be locked to the externally supplied
H, V, and F signals. When DETECT_TRS is HIGH, the device will be locked to the
embedded TRS signals in the parallel input data. The H, V, and F pins become
output status signals, and their timing will be based on embedded TRS words.
3.4.2 HVF Timing Signal Inputs
As discussed above, the GS9092A's internal flywheel may be locked to externally
provided H, V, and F signals when DETECT_TRS is set LOW by the application
layer.
The H signal timing may be configured via the H_CONFIG bit of the internal
IOPROC_DISABLE register as either active line-based blanking or TRS-based
blanking (see
Table 3-4
in
Packet Generation and Insertion on page 35
).
The default setting of this bit (after RESET has been asserted) is LOW.
Active line-based blanking is enabled when the H_CONFIG bit is set LOW. In this
mode, the H input should be HIGH for the entire horizontal blanking period,
including the EAV and SAV TRS words. This is the default H timing assumed by
the device.
When H_CONFIG is set HIGH, TRS-based blanking is enabled. In this case, the H
input should be set HIGH for the entire horizontal blanking period as indicated by
the H bit in the associated TRS words.
The timing of these signals is shown in
Figure 3-8
.
When the DETECT_TRS pin is set HIGH, the output timing on the H pin can be
selected as either active line-based or TRS-based.
相關PDF資料
PDF描述
GS9092 GS9092 GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
GS9092-CNE3 GS9092 GenLINX-R III 270Mb/s Serializer for SDI and DVB-ASI
GSC9620 P-CHANNEL ENHANCEMENT MODE POWER MOSFET
GSD2004S-V-GS08 DIODE 0.225 A, 300 V, 2 ELEMENT, SILICON, SIGNAL DIODE, TO-236AB, ROHS COMPLIANT, PLASTIC PACKAGE-3, Signal Diode
GSD2004S-V-GS18 DIODE 0.225 A, 300 V, 2 ELEMENT, SILICON, SIGNAL DIODE, TO-236AB, ROHS COMPLIANT, PLASTIC PACKAGE-3, Signal Diode
相關代理商/技術參數
參數描述
GS9092ACNTE3 制造商:Semtech Corporation 功能描述:270Mb/s Transmitter for SDI & ASI
GS9092CNE3 制造商:Gennum Corporation 功能描述:
GS9092-CNE3 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述:
GS90A12-P1M 功能描述:插入式交流適配器 80W 12V 6.67A RoHS:否 制造商:Phihong 地區:Universal 安裝風格:Wall, Interchangeable Plug 輸入電壓范圍:90 VAC to 264 VAC 輸出端數量:1 輸出功率額定值:5 W 輸出電壓(通道 1):5 V 輸出電流(通道 1):1 A 直流輸出連接器:USB Type A 隨附/必需的交流插頭:Required 商用/醫用:Commercial 效率:Level V
GS90A15-P1M 功能描述:插入式交流適配器 90W 15V 6A RoHS:否 制造商:Phihong 地區:Universal 安裝風格:Wall, Interchangeable Plug 輸入電壓范圍:90 VAC to 264 VAC 輸出端數量:1 輸出功率額定值:5 W 輸出電壓(通道 1):5 V 輸出電流(通道 1):1 A 直流輸出連接器:USB Type A 隨附/必需的交流插頭:Required 商用/醫用:Commercial 效率:Level V
主站蜘蛛池模板: 九台市| 射洪县| 芷江| 龙川县| 柏乡县| 会宁县| 祁门县| 开化县| 乐亭县| 社会| 商水县| 浮山县| 安义县| 隆林| 张家界市| 玉田县| 抚州市| 荥经县| 桐庐县| 吴川市| 张家界市| 日土县| 南投县| 静乐县| 商丘市| 广州市| 紫金县| 莱阳市| 蕲春县| 广河县| 丰原市| 台南县| 宜州市| 衡山县| 兴城市| 离岛区| 洞口县| 桦甸市| 邵阳市| 延川县| 宁都县|