- 您現在的位置：買賣IC網 > PDF目錄385388 > HMS81C43XX (Hynix Semiconductor Inc.) CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER FOR TELEVISION PDF資料下載
參數資料
| 型號： | HMS81C43XX |
| 廠商： | Hynix Semiconductor Inc. |
| 英文描述： | CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER FOR TELEVISION |
| 中文描述： | CMOS單芯片8位單片機電視 |
| 文件頁數： | 73/100頁 |
| 文件大小： | 1943K |
| 代理商： | HMS81C43XX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁當前第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁
HMS81C43xx / GMS87C4060
73
November 2001 ver 1.2
19.1 Interrupt Sequence
An interrupt request is held until the interrupt is accepted
or the interrupt latch is cleared to "0" by a reset or an in-
struction. Interrupt acceptance sequence requires 8 f
ex
(2
μ
s at f
MAIN
=4MHz) after the completion of the current in-
struction execution. The interrupt service task terminates
upon execution of an interrupt return instruction [RETI].
Interrupt acceptance
Figure 19-5 Interrupt Service routine Entering Timing
1. The interrupt master enable flag (I-flag) is cleared to
"0" to temporarily disable the acceptance of any fol-
lowing maskable interrupts. When a non-maskable in-
terrupt is accepted, the acceptance of any following
interrupts is temporarily disabled.
2. Interrupt request flag for the interrupt source accepted
is cleared to "0".
3. The contents of the program counter (return address)
and the program status word are saved (pushed) onto
the stack area. The stack pointer decrements 3 times.
4. The entry address of the interrupt service program is
read from the vector table address, and the entry ad-
dress is loaded to the program counter.
5. The instruction stored at the entry address of the inter-
rupt service program is executed.
V.L.
System clock
Address Bus
PC
SP
SP-1
SP-2
V.H.
New PC
V.L.
Data Bus
Not used
PCH
PCL
PSW
ADL
OP code
ADH
Instruction Fetch
Internal Read
Internal Write
Interrupt Processing Step
Interrupt Service Task
V.L. and V.H. are vector addresses.
ADL and ADH are start addresses of interrupt service routine as vector contents.
相關PDF資料 |
PDF描述 |
|---|---|
| HMS87C1304A | CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| HMS87C1302AD | CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| HMS87C1304AD | CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| HMS99C51 | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| HMS99C52 | 8-BIT SINGLE-CHIP MICROCONTROLLERS |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HMS81C4460 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:HYNIX SEMICONDUCTOR INC. 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| HMS81C4X60 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:HYNIX SEMICONDUCTOR INC. 8-BIT SINGLE-CHIP MICROCONTROLLERS |
| HMS81C5216 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:REMOTE CONTROLLER |
| HMS87C1102 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
| HMS87C1102A | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:8-BIT SINGLE-CHIP MICROCONTROLLERS |
發布緊急采購，3分鐘左右您將得到回復。