- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360999 > ISP1362 (NXP Semiconductors N.V.) Single-chip Universal Serial Bus On-The-Go controller PDF資料下載
參數(shù)資料
| 型號(hào)： | ISP1362 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Single-chip Universal Serial Bus On-The-Go controller |
| 中文描述： | 單芯片通用串行總線和On - The - Go控制器 |
| 文件頁(yè)數(shù)： | 52/150頁(yè) |
| 文件大?。?/td> | 647K |
| 代理商： | ISP1362 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)當(dāng)前第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)
Philips Semiconductors
ISP1362
Single-chip USB OTG controller
Product data
Rev. 03
—
06 January 2004
52 of 150
9397 750 12337
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Remark:
If the OneDMA bit in the HcHardwareCon
fi
guration register is set to logic 1,
the DC DMA controller handshake signals DREQ2 and DACK2 are routed to DREQ1
and DACK1.
When the DMA transfer is terminated, the buffer is also cleared (even if data is not
completely read) and the DMA handler is automatically disabled. For the next DMA
transfer, the DMA controller as well as the DMA handler must be re-enabled.
13.3 Endpoint description
13.3.1
Endpoints with programmable buffer memory size
Each USB device is logically composed of several independent endpoints. An
endpoint acts as a terminus of a communication
fl
ow between the USB host and the
USB device. At design time, each endpoint is assigned a unique number (endpoint
identi
fi
er, see
Table 14
). The combination of the device address (given by the host
during enumeration), the endpoint number, and the transfer direction allows each
endpoint to be uniquely referenced.
The DC has 16 endpoints: endpoint 0 (control IN and OUT) and 14 con
fi
gurable
endpoints, which can be individually de
fi
ned as interrupt, bulk or isochronous
—
IN or
OUT. Each enabled endpoint has an associated buffer memory, which can be
accessed either by using the programmed I/O interface mode or by using the DMA
mode.
13.3.2
Endpoint access
Table 14
lists the endpoint access modes and programmability. All endpoints support
I/O mode access. Endpoints 1 to 14 also support the DMA mode access. DC buffer
memory DMA access is selected and enabled using bits EPIDX[3:0] and DMAEN of
the DcDMACon
fi
guration register. A detailed description of the DC DMA operation is
given in
Section 13.4
.
[1]
[2]
[3]
The total amount of the buffer memory storage allocated to enabled endpoints must not exceed 2462 bytes.
IN: input for the USB host (DC transmits); OUT: output from the USB host (DC receives).
The data
fl
ow direction is determined by the EPDIR bit of the DcEndpointCon
fi
guration register.
13.3.3
Endpoint buffer memory size
The size of the buffer memory determines the maximum packet size that the
hardware can support for a given endpoint. Only enabled endpoints are allocated
space in the shared buffer memory storage, disabled endpoints have zero bytes.
Table 15
lists the programmable buffer memory sizes.
The following bits of the DcEndpointCon
fi
guration register (ECR) affect the buffer
memory allocation:
Endpoint enable bit (FIFOEN)
Table 14:
Endpoint
identi
fi
er
0
0
1 to 14
Endpoint access and programmability
Buffer memory size
(bytes)
[1]
64 (
fi
xed)
64 (
fi
xed)
programmable
Double
buffering
no
no
supported
PIO mode
access
yes
yes
supported
DMA mode
access
no
no
supported
Endpoint type
control OUT
[2][3]
control IN
[2][3]
programmable
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISP1362BD | Single-chip Universal Serial Bus On-The-Go controller |
| ISP1362EE | Single-chip Universal Serial Bus On-The-Go controller |
| ISP1501 | Hi-Speed Universal Serial Bus peripheral transceiver |
| ISP1520 | Hi-Speed Universal Serial Bus hub controller |
| ISP1520BD | Hi-Speed Universal Serial Bus hub controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISP1362BD | 功能描述:USB 接口集成電路 USB OTG CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1362BD,118 | 功能描述:USB 接口集成電路 USB OTG CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1362BD,151 | 功能描述:USB 接口集成電路 USB OTG CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1362BD,157 | 功能描述:USB 接口集成電路 USB OTG CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1362BD157 | 制造商:NXP Semiconductors 功能描述:IC CONTROLLER USB-OTG 64LQFP 制造商:ST-Ericsson 功能描述:IC CONTROLLER USB OTG 64-LQFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。