- 您現在的位置：買賣IC網 > PDF目錄360999 > ISP1561 (NXP Semiconductors N.V.) ISP1561BM PDF資料下載
參數資料
| 型號： | ISP1561 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | ISP1561BM |
| 中文描述： | ISP1561BM |
| 文件頁數： | 19/102頁 |
| 文件大小： | 2875K |
| 代理商： | ISP1561 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
Philips Semiconductors
ISP1561
USB PCI host controller
Product data
Rev. 01 — 06 February 2003
19 of 102
9397 750 10015
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
Table 9:
Bit
15
Status register: bit description
Symbol
DPE
Description
Detected Parity Error
: This bit must be set by the device
whenever it detects a parity error, even if the parity error
handling is disabled.
Signaled System Error
: This bit must be set whenever the
device asserts SERR#. Devices that never assert SERR# do not
need to implement this bit.
Received Master Abort
: This bit must be set by a master
device whenever its transaction (except for Special Cycle) is
terminated with Master-Abort. All master devices must
implement this bit.
Received Target Abort
: This bit must be set by a master device
whenever its transaction is terminated with Target-Abort. All
master devices must implement this bit.
Signaled Target Abort
: This bit must be set by a target device
whenever it terminates a transaction with Target-Abort. Devices
that never signal Target-Abort do not need to implement this bit.
DEVSEL Timing
: These bits encode the timing of DEVSEL#.
There are three allowable timings for assertion of DEVSEL#:
14
SSE
13
RMA
12
RTA
11
STA
10 to 9
DEVSELT[1:0]
00B —
for fast
01B —
for medium
10B —
for slow
11B —
is reserved
These bits are read-only and must indicate the slowest time that
a device asserts DEVSEL# for any bus command except
Configuration Read and Configuration Write.
Master Data Parity Error:
This bit is implemented by bus
masters. It is set when the following three conditions are met:
The bus agent asserted PERR# itself (on a read) or observed
PERR# asserted (on a write).
The agent setting the bit acted as the bus master for the
operation in which error occurred.
The Parity Error Response bit (in the Command register) is
set.
Fast Back-to-Back Capable
: This read-only bit indicates
whether or not the target is capable of accepting fast
back-to-back transactions when the transactions are not to the
same agent. This bit can be set to logic 1 if the device can
accept these transactions and must be set to logic 0 otherwise.
reserved
8
MDPE
7
FBBC
6
-
相關PDF資料 |
PDF描述 |
|---|---|
| ISP1561BM | ISP1561BM |
| ISP1562 | Hi-Speed Universal Serial Bus PCI Host Controller |
| ISP1562BE | Hi-Speed Universal Serial Bus PCI Host Controller |
| ISP1581 | Universal Serial Bus 2.0 high-speed interface device |
| ISP1581BD | Universal Serial Bus 2.0 high-speed interface device |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ISP1561 HI-SPEED USB H | 制造商:NXP Semiconductors 功能描述: |
| ISP1561BM | 制造商:NXP Semiconductors 功能描述: |
| ISP1561BM,518 | 功能描述:USB 接口集成電路 USB 2.0 HOST CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1561BM,551 | 功能描述:USB 接口集成電路 USB 2.0 HOST CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1561BM,557 | 功能描述:USB 接口集成電路 DO NOT USE ORDER -S OR -T PART RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
發布緊急采購，3分鐘左右您將得到回復。