- 您現在的位置：買賣IC網 > PDF目錄360999 > ISP1561 (NXP Semiconductors N.V.) ISP1561BM PDF資料下載
參數資料
| 型號： | ISP1561 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | ISP1561BM |
| 中文描述： | ISP1561BM |
| 文件頁數： | 25/102頁 |
| 文件大小： | 2875K |
| 代理商： | ISP1561 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
Philips Semiconductors
ISP1561
USB PCI host controller
Product data
Rev. 01 — 06 February 2003
25 of 102
9397 750 10015
Koninklijke Philips Electronics N.V. 2003. All rights reserved.
FLADJ register (address: 61H):
This feature is used to adjust any offset from the
clock source that generates the clock that drives the SOF counter. When a new value
is written to these six bits, the length of the frame is adjusted. The bit allocation of the
register is given in
Table 27
.
PORTWAKECAP register (address: 62H):
The PORTWAKECAP register is a
two-byte register, and the bit description is given in
Table 29
. This register is used to
establish a policy about which ports are to be used for wake events. Bit positions
1 to 15 in the mask correspond to a physical port implemented on the current EHCI
controller. A logic 1 in a bit position indicates that a device connected below the port
can be enabled as a wake-up device and the port may be enabled for
disconnect/connect or overcurrent events as wake-up events. This is an information
only mask register. The bits in this register do not affect the actual operation of the
Table 26:
Bit
7 to 0
SBRN register: bit description
Symbol
Access
SBRN[7:0] R
Value
20H
Description
Serial Bus Specification Release Numbe
r: This register value is
to identify Serial Bus Specification Release 2.0. All other
combinations are reserved.
Table 27:
Bit
Symbol
Reset
Access
FLADJ register: bit allocation
7
reserved
0
-
6
5
4
3
2
1
0
FLADJ[5:0]
0
-
1
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W
R/W
Table 28:
Bit
7 to 6
5 to 0
FLADJ register: bit description
Symbol
Description
-
reserved
FLADJ[5:0]
Frame Length Timing Value
: Each decimal value change to this
register corresponds to 16 high-speed bit times. The SOF cycle time
(number of SOF counter clock periods to generate a SOF microframe
length) is equal to 59488
+
value in this field. The default value is
decimal 32 (20H), which gives a SOF cycle time of 60000.
FLADJ Value
SOF cycle time
(480 MHz)
59488
59504
59520
:
59984
60000
:
60480
60496
0 (00H)
1 (01H)
2 (02H)
:
31(1FH)
32 (20H)
:
62 (3EH)
63 (3FH)
相關PDF資料 |
PDF描述 |
|---|---|
| ISP1561BM | ISP1561BM |
| ISP1562 | Hi-Speed Universal Serial Bus PCI Host Controller |
| ISP1562BE | Hi-Speed Universal Serial Bus PCI Host Controller |
| ISP1581 | Universal Serial Bus 2.0 high-speed interface device |
| ISP1581BD | Universal Serial Bus 2.0 high-speed interface device |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ISP1561 HI-SPEED USB H | 制造商:NXP Semiconductors 功能描述: |
| ISP1561BM | 制造商:NXP Semiconductors 功能描述: |
| ISP1561BM,518 | 功能描述:USB 接口集成電路 USB 2.0 HOST CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1561BM,551 | 功能描述:USB 接口集成電路 USB 2.0 HOST CONTROLLER RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ISP1561BM,557 | 功能描述:USB 接口集成電路 DO NOT USE ORDER -S OR -T PART RoHS:否 制造商:Cypress Semiconductor 產品:USB 2.0 數據速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
發布緊急采購，3分鐘左右您將得到回復。