- 您現在的位置：買賣IC網 > PDF目錄30737 > LC89057W-VF4-E SPECIALTY CONSUMER CIRCUIT, PQFP48 PDF資料下載
參數資料
| 型號： | LC89057W-VF4-E |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| 封裝： | 7 X 7 MM, SQFP-48 |
| 文件頁數： | 4/61頁 |
| 文件大小： | 355K |
| 代理商： | LC89057W-VF4-E |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
LC89057W-VF4-E
No. 7202-12/61
8 Description of Demodulation Function
The demodulation function operation settings are performed with RXOPR. The operating status is set as the initial
value.
8.1 Clocks
8.1.1 PLL (LPF)
A VCO (Voltage Controlled Oscillator) that can be stopped with PLLOPR is provided on chip and synchronization
to frequencies from 32kHz to 192kHz and transfer rate of 4MHz to 25MHz can be selected.
The PLL clock frequency is selected with PLLSEL. For systems with an input data sampling frequency of 105kHz
or lower, the initial setting of 512fs is recommended. Since the system clock RMCK output initial value is set to 1/2
of PLLSEL, the RMCK output is 256fs when a PLL clock frequency of 512fs is used.
For receptions systems with an input data sampling frequency higher than 105kHz, switch the PLL clock frequency
to 256fs. Since, if the same initial output setting as above is used, RMCK is 128fs, set PRESEL0,1 as needed.
LPF is a PLL loop filter pin. Connect the following resistance and capacitances by selecting the PLLSEL system
clock. Since PLLSEL switching involves a change in LPF loop filter constant, perform the PLLSEL setting prior to
bi-phase data input.
LPF
R0
C0
C1
Clock
512fs
256fs
R0
C0
C1
220
0.1
F
0.022
F
330
0.068
F
0.001
F
Figure 8.1. Loop Filter Configuration
8.1.2 Demodulation Function without Using PLL (TMCK)
The LC89057W-VF4-E has a function to process input bi-phase data using an external clock (external
synchronization function). In normal demodulation processing, the clock is generated in synchronization with data
by the built-in PLL and data processing is performed using this clock. In contrast, in the LC89057W-VF4-E, data
processing is also possible to perform data processing by supplying a data synchronized clock instead of the clock
generated by the PLL via an independent transmission path.
To use the external synchronization function, set the demodulation function without using PLL with EXSYNC, and
after setting the 256fs clock with PLLSEL, and PLLSEL setting frequency 1/1 with PRSEL0,1, input the 256fs
clock synchronized with the input data to TMCK. As a result of these settings, the same operation as PLL
demodulation processing when the 256fs clock is set is performed. Also, do not connect anything to LPF. No loop
filter is required either.
Complete the above external synchronization function settings prior to bi-phase data input. Also pay attention to the
bandwidth of clock transmission path.
A high-precision clock system using an external PLL can also be configured by using the external synchronization
function.
相關PDF資料 |
PDF描述 |
|---|---|
| LC89057W-VF4A-E | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| LC89057W-VF4 | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| LC89058W-E | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| LC89058W-E | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| LC8905V | SPECIALTY CONSUMER CIRCUIT, PDSO24 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LC89058W | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:CMOS IC Digital Audio Interface Receiver |
| LC89058WA-E | 功能描述:音頻發送器、接收器、收發器 RoHS:否 制造商:Cirrus Logic 工作電源電壓:3.3 V, 5 V 電源電流:11.8 mA 通道數量:1 最大工作溫度:+ 70 C 接口類型:I2C, SPI 安裝風格:SMD/SMT 封裝 / 箱體:TSSOP-28 封裝: |
| LC89058W-E | 功能描述:音頻 DSP AUDIO INTERFACE RECEIVER RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風格: 封裝 / 箱體: 封裝:Tube |
| LC8905V | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Digital Audio Interface Receiver |
| LC89060 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:6-Bit Video D/A Converters |
發布緊急采購，3分鐘左右您將得到回復。