- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371046 > MC68C912B32CFU8 (MOTOROLA INC) 16-Bit Microcontroller PDF資料下載
參數(shù)資料
| 型號： | MC68C912B32CFU8 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-Bit Microcontroller |
| 中文描述： | 16-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | QFP-80 |
| 文件頁數(shù)： | 41/128頁 |
| 文件大小： | 748K |
| 代理商： | MC68C912B32CFU8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
MC68HC912B32
MC68HC912B32TS/D
MOTOROLA
41
the longest possible life expectancy. This method requires stopping the program/erase sequence at pe-
riods of t
PPULSE
(t
EPULSE
for erasing) to determine if the Flash EEPROM is programmed/erased. After
the location reaches the proper value, it must continue to be programmed/erased with additional margin
pulses to ensure that it will remain programmed/erased. Failure to provide the margin pulses could lead
to corrupted or unreliable data.
Program/Erase Sequence
— To begin a program or erase sequence the external V
FP
voltage must
be applied and stabilized. The ERAS bit must be set or cleared, depending on whether a program se-
quence or an erase sequence is to occur. The LAT bit will be set to cause any subsequent data written
to a valid address within the Flash EEPROM to be latched into the programming address and data latch-
es. The next Flash array write cycle must be either to the location that is to be programmed if a pro-
gramming sequence is being performed, or, if erasing, to any valid Flash EEPROM array location.
Writing the new address and data information to the Flash EEPROM is followed by assertion of ENPE
to turn on the program/erase voltage to program/erase the new location(s). The LAT bit must be assert-
ed and the address and data latched to allow the setting of the ENPE control bit. If the data and address
have not been latched, an attempt to assert ENPE will be ignored and ENPE will remain negated after
the write cycle to FEECTL is completed. The LAT bit must remain asserted and the ERAS bit must re-
main in its current state as long as ENPE is asserted. A write to the LAT bit to clear it while ENPE is set
will be ignored. That is, after the write cycle, LAT will remain asserted. Likewise, an attempt to change
the state of ERAS will be ignored and the state of the ERAS bit will remain unchanged.
The programming software is responsible for all timing during a program sequence. This includes the
total number of program pulses (n
PP
), the length of the program pulse (t
PPULSE
), the program margin
pulses (p
m
) and the delay between turning off the high voltage and verifying the operation (t
VPROG
).
The erase software is responsible for all timing during an erase sequence. This includes the total num-
ber of erase pulses (e
m
), the length of the erase pulse (t
EPULSE
), the erase margin pulse or pulses, and
the delay between turning off the high voltage and verifying the operation (t
VERASE
).
Software also controls the supply of the proper program/erase voltage to the V
FP
pin, and should be at
the proper level before ENPE is set during a program/erase sequence.
A program/erase cycle should not be in progress when starting another program/erase, or while at-
tempting to read from the array.
NOTE
Although clearing ENPE disables the program/erase voltage (V
FP
) from the V
FP
pin to the array, care must be taken to ensure that V
FP
is at V
DD
whenever pro-
gramming/erasing is not in progress. Not doing so could damage the part. Ensuring
that V
FP
is always greater or equal to V
DD
can be accomplished by controlling the
V
FP
power supply with the programming software via an output pin. Alternatively,
all programming and erasing can be done prior to installing the device on an appli-
cation circuit board which can always connect V
FP
to V
DD
. Programming can also
be accomplished by plugging the board into a special programming fixture which
provides program/erase voltage to the V
FP
pin.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68CK338 | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| MC68EC060 | 32-Bit Microprocessors.(32位微處理器) |
| MC68EN360RC25V | QUad Integrated Communications Controller Users Manual |
| MC68EN360CFE25 | QUad Integrated Communications Controller Users Manual |
| MC68EN360FE25 | AC 4C 4#12 PIN PLUG 023 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68C912B32FU8 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16-Bit Microcontroller |
| MC68CK16Z1 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series |
| MC68CK16Z1CAG16 | 功能描述:16位微控制器 - MCU 16BIT 1KRAM 32KHZ CRYSTAL RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數(shù)據(jù)總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風(fēng)格:SMD/SMT |
| MC68CK16Z1CAG16 | 制造商:Freescale Semiconductor 功能描述:Microcontroller |
| MC68CK16Z1CFC16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。