- 您現在的位置：買賣IC網 > PDF目錄371046 > MC68C912B32CFU8 (MOTOROLA INC) 16-Bit Microcontroller PDF資料下載
參數資料
| 型號： | MC68C912B32CFU8 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-Bit Microcontroller |
| 中文描述： | 16-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | QFP-80 |
| 文件頁數： | 54/128頁 |
| 文件大小： | 748K |
| 代理商： | MC68C912B32CFU8 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁當前第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁
MOTOROLA
54
MC68HC912B32
MC68HC912B32TS/D
Write only if I mask in CCR = 1 (interrupts inhibited). Read anytime.
To give a maskable interrupt source highest priority, write the low byte of the vector address to the
HPRIO register. For example, writing $F0 to HPRIO would assign highest maskable interrupt priority to
the real-time interrupt timer ($FFF0). If an unimplemented vector address or a non-I-masked vector ad-
dress (value higher than $F2) is written, then IRQ will be the default highest priority interrupt.
9.4 Resets
There are four possible sources of reset. Power-on reset (POR), and external reset on the RESET pin
share the normal reset vector. The computer operating properly (COP) reset and the clock monitor reset
each has a vector. Entry into reset is asynchronous and does not require a clock but the MCU cannot
sequence out of reset without a system clock.
9.4.1 Power-On Reset
A positive transition on V
DD
causes a power-on reset (POR). An external voltage level detector, or other
external reset circuits, are the usual source of reset in a system. The POR circuit only initializes internal
circuitry during cold starts and cannot be used to force a reset as system voltage drops.
9.4.2 External Reset
The CPU distinguishes between internal and external reset conditions by sensing whether the reset pin
rises to a logic one in less than eight E-clock cycles after an internal device releases reset. When a reset
condition is sensed, the RESET pin is driven low by an internal device for about 16 E-clock cycles, then
released. Eight E-clock cycles later it is sampled. If the pin is still held low, the CPU assumes that an
external reset has occurred. If the pin is high, it indicates that the reset was initiated internally by either
the COP system or the clock monitor.
To prevent a COP or clock monitor reset from being detected during an external reset, hold the reset
pin low for at least 32 cycles. An external RC power-up delay circuit on the reset pin is not recommended
— circuit charge time can cause the MCU to misinterpret the type of reset that has occurred.
9.4.3 COP Reset
The MCU includes a computer operating properly (COP) system to help protect against software fail-
ures. When COP is enabled, software must write $55 and $AA (in this order) to the COPRST register
in order to keep a watchdog timer from timing out. Other instructions may be executed between these
writes. A write of any value other than $55 or $AA or software failing to execute the sequence properly
causes a COP reset to occur.
9.4.4 Clock Monitor Reset
If clock frequency falls below a predetermined limit when the clock monitor is enabled, a reset occurs.
9.5 Effects of Reset
When a reset occurs, MCU registers and control bits are changed to known start-up states, as follows.
9.5.1 Operating Mode and Memory Map
Operating mode and default memory mapping are determined by the states of the BKGD, MODA, and
MODB pins during reset. The SMODN, MODA, and MODB bits in the MODE register reflect the status
of the mode-select inputs at the rising edge of reset. Operating mode and default maps can subsequent-
ly be changed according to strictly defined rules.
HPRIO
— Highest Priority I Interrupt
$001F
Bit 7
6
5
4
3
2
1
Bit 0
1
1
PSEL5
PSEL4
PSEL3
PSEL2
PSEL1
0
RESET:
1
1
1
1
0
0
1
0
相關PDF資料 |
PDF描述 |
|---|---|
| MC68CK338 | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| MC68EC060 | 32-Bit Microprocessors.(32位微處理器) |
| MC68EN360RC25V | QUad Integrated Communications Controller Users Manual |
| MC68EN360CFE25 | QUad Integrated Communications Controller Users Manual |
| MC68EN360FE25 | AC 4C 4#12 PIN PLUG 023 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC68C912B32FU8 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16-Bit Microcontroller |
| MC68CK16Z1 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series |
| MC68CK16Z1CAG16 | 功能描述:16位微控制器 - MCU 16BIT 1KRAM 32KHZ CRYSTAL RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數據總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風格:SMD/SMT |
| MC68CK16Z1CAG16 | 制造商:Freescale Semiconductor 功能描述:Microcontroller |
| MC68CK16Z1CFC16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series |
發布緊急采購，3分鐘左右您將得到回復。