欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: MC68C912B32CFU8
廠商: MOTOROLA INC
元件分類: 微控制器/微處理器
英文描述: 16-Bit Microcontroller
中文描述: 16-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP80
封裝: QFP-80
文件頁數: 99/128頁
文件大小: 748K
代理商: MC68C912B32CFU8
MC68HC912B32
MC68HC912B32TS/D
MOTOROLA
99
14.3 Loopback Modes
Two loopback modes are used to determine the source of bus faults.
Digital Loopback
is used to determine if a bus fault has been caused by failure in the node’s internal
circuits or elsewhere in the network, including the node’s analog physical interface. In this mode, the
receive digital input (RxPD) is disconnected from the analog transceiver’s receive output. RxPD is then
connected internally to the transmit digital output (TxPD) to form the loopback connection. The analog
transceiver’s transmit input is still driven by TxPD in this mode.
Analog Loopback
is used to determine if a bus fault has been caused by a failure in the node's off-chip
analog transceiver or elsewhere in the network. The BDLC analog loopback mode does not modify the
digital transmit or receive functions of the BDLC. It does, however, ensure that once analog loopback
mode is exited, the BDLC will wait for an idle bus condition before participation in network communica-
tion resumes. If the off-chip analog transceiver has a loopback mode, it usually causes the input to the
output drive stage to be looped back into the receiver, allowing the node to receive messages it has
transmitted without driving the J1850 bus. In this mode, the output to the J1850 bus is typically high
impedance. This allows the communication path through the analog transceiver to be tested without in-
terfering with network activity. Using the BDLC analog loopback mode in conjunction with the analog
transceiver's loopback mode ensures that, once the off-chip analog transceiver has exited loopback
mode, the BDLC will not begin communicating before a known condition exists on the J1850 bus.
14.4 BDLC Registers
Eight registers are available for controlling operation of the BDLC and for communicating data and sta-
tus information. A full description of each register follows.
IMSG — Ignore Message
Disables the receiver until a new start-of-frame (SOF) is detected.
0 = Enable Receiver
1 = Disable Receiver
CLKS — Clock Select
Designates nominal BDLC operating frequency (f
bdlc
) for J1850 bus communication and automatic ad-
justment of symbol time.
0 = Integer frequency (1 MHz)
1 = Binary frequency (1.048576 MHz)
R1, R0 — Rate Select
Determines the divisor of the MCU system clock frequency (f
TCLKS
) to form the BLDC operating fre-
quency (f
BDLC
). These bits may be written only once after reset.
The selected value depends upon the MCU system clock frequency according to
Table 32
or
Table 33
.
BCR1 —
BDLC Control Register 1
$00F8
Bit 7
6
5
4
3
2
1
Bit 0
IMSG
CLCKS
R1
R0
0
0
IE
WCM
RESET:
1
1
1
0
0
0
0
0
相關PDF資料
PDF描述
MC68CK338 Highly Integrated, Low-Power, 32-Bit Microcontroller
MC68EC060 32-Bit Microprocessors.(32位微處理器)
MC68EN360RC25V QUad Integrated Communications Controller Users Manual
MC68EN360CFE25 QUad Integrated Communications Controller Users Manual
MC68EN360FE25 AC 4C 4#12 PIN PLUG 023
相關代理商/技術參數
參數描述
MC68C912B32FU8 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:16-Bit Microcontroller
MC68CK16Z1 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series
MC68CK16Z1CAG16 功能描述:16位微控制器 - MCU 16BIT 1KRAM 32KHZ CRYSTAL RoHS:否 制造商:Texas Instruments 核心:RISC 處理器系列:MSP430FR572x 數據總線寬度:16 bit 最大時鐘頻率:24 MHz 程序存儲器大小:8 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:2 V to 3.6 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:VQFN-40 安裝風格:SMD/SMT
MC68CK16Z1CAG16 制造商:Freescale Semiconductor 功能描述:Microcontroller
MC68CK16Z1CFC16 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series
主站蜘蛛池模板: 乡城县| 福贡县| 繁峙县| 阿图什市| 余干县| 赞皇县| 弥勒县| 黄大仙区| 临高县| 沂南县| 桂林市| 林州市| 平遥县| 泸溪县| 论坛| 遂宁市| 尼勒克县| 奈曼旗| 昆山市| 金堂县| 津南区| 万全县| 平阴县| 日照市| 钟山县| 清远市| 邛崃市| 绵阳市| 黄冈市| 资源县| 乐安县| 莲花县| 舒城县| 宜丰县| 吉木萨尔县| 宜昌市| 尚志市| 和静县| 惠东县| 巴东县| 霍州市|