- 您現在的位置：買賣IC網 > PDF目錄361091 > NCP1381DR2G (ON SEMICONDUCTOR) Low−Standby High Performance PWM Controller PDF資料下載
參數資料
| 型號： | NCP1381DR2G |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 穩壓器 |
| 英文描述： | Low−Standby High Performance PWM Controller |
| 中文描述： | 1 A SWITCHING CONTROLLER, 125 kHz SWITCHING FREQ-MAX, PDSO14 |
| 封裝： | LEAD FREE, SOIC-14 |
| 文件頁數： | 17/26頁 |
| 文件大小： | 559K |
| 代理商： | NCP1381DR2G |
NCP1381
http://onsemi.com
17
is high, in low power conditions, this voltage is low.
Unfortunately, the situation complicates with QR converters
since the input voltage plays a significant role in the
feedback voltage evolution. A case can happen where the
converter is supplied by a 400 V rail and suddenly enters
standby: the PFC turns off and the bulk voltage goes low,
let’s say 120 VDC (V
in
= 85 VAC). At this time, the power
transfer changes, the propagation delay plays a smaller role
and the feedback voltage naturally goes up again. If a
sufficient hysteresis is not built, there are possibilities to see
hiccup on the PFC V
CC
, which is not a desirable feature.
Therefore, hysteresis is mandatory on top of the
GoToStandby (GTS) detection level. For this reason it is
possible to increase the hysteresis of the ADJ_GTS
comparator due to an internal 5 A current source that can
create an offset to the input signal if a series resistor is
inserted. The ADJ_GTS detection level is also adjustable by
tuning the portion of the external signal applied to Pin 1 (the
reference of the internal comparator is 250 mV).
Again, to check how we manage the feedback variations,
we can plot these variations without compensation for a
given power, and with the offset resistor connected to the CS
pin. In the first case, the FB voltage dependency on V
in
can
be expressed by:
FB(Vin) :
2
PO
N
(Vout
Vin
VF)
(Vout
Vin
VF)
N
Vin
LP
tP
(eq. 6)
RS
FBCS
Where FB
CS
is the ratio between the FB level and the current
setpoint. In our controller, this ratio is 4. If we now
incorporate our offset voltage generated by the R
offset
resistor and the input voltage, the compensated FB variation
expression becomes:
FBComp(Vin) :
2
PO
N
(Vout
Vin
VF)
(Vout
Vin
VF)
N
(eq. 7)
Vin
LP
FBCS
tP]
RS
Vin
gm
Roffset]
with the BO divider ratio (0.00414 in our example), gm
the transconductance slope of 80 S and R
offset
, the selected
offset resistor.
If now plot Equation 6 and Equation 7 for a 8 W output
power, we will obtain Figures 25 and 26:
Figure 25. Uncompensated FB Variations for
P
out
= 8 W
Figure 26. Compensated FB variations
P
out
= 8 W
V
in
, VOLTAGE (V)
F
(
0.35
0.3
0.25
0.2
0.15
0.1
100
150
200
250
300
350
400
V
in
, VOLTAGE (V)
F
C
100
150
200
250
300
350
400
0.75
0.7
0.65
0.6
0.55
0.5
0.45
As one can see on Figure 26, the FB level now falls down
when the PFC is shut off. It now goes in the right direction
(FB growing up with V
in
) and this plays in our favor to not
cross again the upper comparison level, as it could be the
case in Figure 25. However, we must check that the offset
programmed by R
offset
(147 mV in our example) multiplied
by 4, is still below our skip cycle level, otherwise the
converter will never enter skip at high line (the permanent
offset at high line will force a higher feedback):
0.147
4
588 mV
0.75 V
(eq. 8)
This is okay.
The drawback of Figure 26 is the higher forced level for
lower power outputs. In our example, a 90 W adapter, the
PFC will be shutdown at P
out
= 8 W, or a bit less than 10%
of the nominal power. If the designer needs to increase or
decrease this value, it can adjust the ADJ_GTS level, still
keeping in mind Equation 8 relationship.
To avoid a false tripping, the timer (90 ms with Pin 4
capacitor of 220 nF) will be started every time the GTS
signal goes high. If at the end of the 90 ms the GTS signal
is still high, the standby is confirmed and the SW switch
between Pins 11 and 10 opens. To the opposite, when the
output power is needed, there is no delay and the SW switch
turns on immediately. Figure 27 zooms on the internal
circuitry whereas Figure 28 shows typical signal evolutions:
相關PDF資料 |
PDF描述 |
|---|---|
| NCP1395APG | High Performance Resonant Mode Controller |
| NCP1395ADR2G | High Performance Resonant Mode Controller |
| NCP1395BDR2G | High Performance Resonant Mode Controller |
| NCP1395BPG | High Performance Resonant Mode Controller |
| NCP1395A | High Performance Resonant Mode Controller(高性能諧振模式控制器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| NCP1382DR2G | 功能描述:電流型 PWM 控制器 L-STNDBY PWM CNTRLR RoHS:否 制造商:Texas Instruments 開關頻率:27 KHz 上升時間: 下降時間: 工作電源電壓:6 V to 15 V 工作電源電流:1.5 mA 輸出端數量:1 最大工作溫度:+ 105 C 安裝風格:SMD/SMT 封裝 / 箱體:TSSOP-14 |
| NCP1392B | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:High-Voltage Half-Bridge Driver with Inbuilt Oscillator |
| NCP1392B_09 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:High-Voltage Half-Bridge Driver with Inbuiltc Oscillator |
| NCP1392BDR2G | 功能描述:功率驅動器IC HV HALF-BRIDGE DRVER RoHS:否 制造商:Micrel 產品:MOSFET Gate Drivers 類型:Low Cost High or Low Side MOSFET Driver 上升時間: 下降時間: 電源電壓-最大:30 V 電源電壓-最小:2.75 V 電源電流: 最大功率耗散: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube |
| NCP1392DDR2G | 功能描述:功率驅動器IC HV HALF-BRIDGE DRIVER RoHS:否 制造商:Micrel 產品:MOSFET Gate Drivers 類型:Low Cost High or Low Side MOSFET Driver 上升時間: 下降時間: 電源電壓-最大:30 V 電源電壓-最小:2.75 V 電源電流: 最大功率耗散: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 封裝:Tube |
發布緊急采購，3分鐘左右您將得到回復。