- 您現在的位置：買賣IC網 > PDF目錄376314 > RM7000-266T (PMC-SIERRA INC) RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released PDF資料下載
參數資料
| 型號： | RM7000-266T |
| 廠商： | PMC-SIERRA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released |
| 中文描述： | 64-BIT, 266 MHz, RISC PROCESSOR, PBGA304 |
| 封裝： | 31 X 31 MM, TBGA-304 |
| 文件頁數： | 27/54頁 |
| 文件大小： | 901K |
| 代理商： | RM7000-266T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
Proprietary and Confidential to PMC-Sierra, Inc and for its Customer
’
s Internal Use
Document ID: PMC-2002175, Issue 1
27
RM7000
Microprocessor with On-Chip Secondary Cache Datasheet
Released
operations vis-a-vis the R5000 and R4000 families. In particular, the speed of the Hit-Writeback-
Invalidate and Hit-Invalidate cache operations has been improved in some cases by an order of
magnitude over that of the earlier families. Table 8 compares the RM7000 with the R4000 and
R5000 processors.
Table 8 Penalty Cycles
For the Hit-Dirty case of Hit-Writeback-Invalidate, if the writeback buffer is full from some
previous cache eviction then n is the number of cycles required to empty the writeback buffer. If
the buffer is empty then n is zero.
The penalty value is the number of processor cycles beyond the one cycle required to issue the
instruction that is required to implement the operation.
4.24 Primary Write Buffer
Writes to secondary cache or external memory, whether cache miss write-backs or stores to
uncached or write-through addresses, use the integrated primary write buffer. The write buffer
holds up to four 64-bit address and data pairs. The entire buffer is used for a data cache write-back
and allows the processor to proceed in parallel with memory update. For uncached and write-
through stores, the write buffer significantly increases performance by decoupling the
SysAD
bus
transfers from the instruction execution stream.
4.25 System Interface
The RM7000 provides a high-performance 64-bit system interface which is compatible with the
RM5200 Family and R5000. Unlike the R4000 and R5000 family processors which provide only
an integral multiplication factor between SysClock and the pipeline clock, the RM7000 also
allows half-integral multipliers, thereby providing greater granularity in the designers choice of
pipeline and system interface frequencies.
The interface consists of a 64-bit Address/Data bus with 8 check bits and a 9-bit command bus. In
addition, there are ten handshake signals and ten interrupt inputs. The interface has a simple timing
specification and is capable of transferring data between the processor and memory at a peak rate
of 1000 MB/sec with a 125 MHz SysClock.
Figure 8 shows a typical embedded system using the RM7000. This example shows a system with
a bank of DRAMs, an optional tertiary cache, and an interface ASIC which provides DRAM
control as well as an I/O port.
Operation
Hit-Writeback-
Invalidate
Condition
Miss
Hit-Clean
Hit-Dirty
Miss
Hit
Penalty
RM7000
0
3
3+n
0
2
R4000/R5000
7
12
14+n
7
9
Hit-Invalidate
相關PDF資料 |
PDF描述 |
|---|---|
| RM7000-300S | RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released |
| RM7000-300T | RM7000⑩ Microprocessor with On-Chip Secondary Cache Datasheet Released |
| RM7935 | 64-bit Microprocessors with Integrated L2 Cache and EJTAG |
| RM7965 | 64-bit Microprocessors with Integrated L2 Cache and EJTAG |
| RMLA3565-58 | Wideband Low Noise MMIC Amplifier |
相關代理商/技術參數 |
參數描述 |
|---|---|
| RM7000-300T | 制造商:QED 功能描述: 制造商:QED 功能描述:Microprocessor, 64 Bit, 304 Pin, Plastic, BGA |
| RM7000A | 制造商:PMC 制造商全稱:PMC 功能描述:64-Bit MIPS RISC Microprocessor with Integrated L2 Cache |
| RM7000A-300T | 制造商:Quantum Effect Devices 功能描述:64-BIT, 300 MHz, MICROPROCESSOR, 304 Pin Plastic BGA |
| RM7000A-350T | 制造商:PMC-Sierra 功能描述:Microprocessor, 64 Bit, 304 Pin, Plastic, BGA |
發布緊急采購，3分鐘左右您將得到回復。