
HSYNC Shift by
± 1 Clock
ODCK
HSYNC IN
DE
HSYNC OUT
TFP401A MODES OF OPERATION
TFP401A OUTPUT DRIVER CONFIGURATIONS
SLDS160 – MARCH 2009 .................................................................................................................................................................................................. www.ti.com
This HSYNC regeneration circuit is transparent to the monitor and need not be removed even if the transmitted
HSYNC is stable. For example, the PanelBus line of DVI 1.0 compliant transmitters, such as the TFP6422 and
TFP420, do not have the HSYNC jitter problem. The TFP401A will operate correctly with either compliant or
noncompliant transmitters. In contrast, the TFP401 is ideal for customers who have control over the transmit
portion of the design such as bundled system manufacturers and for internal monitor use (the DVI connection
between monitor and panel modules).
Figure 16. HSYNC Regeneration Timing Diagram
The TFP401A provides systems design flexibility and value by providing the system designer with configurable
options or modes of operation to support varying system architectures. The following table outlines the various
panel modes that can be supported along with appropriate external control pin settings.
ODCK LATCH
PANEL
PIXEL RATE
ODCK
DFO
PIXS
OCK_INV
EDGE
TFT or 16-bit
1 pix/clock
Falling
Free run
0
DSTN
TFT or 16-bit
1 pix/clock
Rising
Free run
0
1
DSTN
TFT
2 pix/clock
Falling
Free run
0
1
0
TFT
2 pix/clock
Rising
Free run
0
1
24-bit DSTN
1 pix/clock
Falling
Gated low
1
0
NONE
1 pix/clock
Rising
Gated low
1
0
1
24-bit DSTN
2 pix/clock
Falling
Gated low
1
0
24-bit DSTN
2 pix/clock
Rising
Gated low
1
The TFP401A provides flexibility by offering various output driver features that can be used to optimize power
consumption, ground-bounce and power-supply noise. The following sections outline the output driver features
and their effects.
Output driver power down (PDO = low), Pulling PDO low will place all the output drivers, except CTL1 and
SCDT, into a high-impedance state. The SCDT output which indicates link-disabled or link-inactive can be tied
directly to the PDO input to disable the output drivers when the link is inactive or when the cable is disconnected.
An internal pullup on the PDO pin will default the TFP401A to the normal nonpower down output drive mode if
left unconnected.
Drive Strength (ST = high for high drive strength, ST=low for low drive strength.) The TFP401A allows for
selectable output drive strength on the data, control and ODCK outputs. See the dc specifications table for the
values of IOH and IOL current drives for a given ST state. The high output strength offers approximately two
times the drive as the low output drive strength.
14
Copyright 2009, Texas Instruments Incorporated