- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98216 > THS0842IPFBG4 (TEXAS INSTRUMENTS INC) 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 PDF資料下載
參數(shù)資料
| 型號： | THS0842IPFBG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 2-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP48 |
| 封裝： | GREEN, PLASTIC, TQFP-48 |
| 文件頁數(shù)： | 10/30頁 |
| 文件大?。?/td> | 503K |
| 代理商： | THS0842IPFBG4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
THS0842
DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER
WITH SINGLE OR DUAL PARALLEL BUS OUTPUT
SLAS246A – DECEMBER 1999 – REVISED AUGUST 2000
18
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
definitions of specifications and terminology (continued)
pipeline delay (latency)
The number of clock cycles between conversion initiation on an input sample and the corresponding output data
being made available from the ADC pipeline. Once the data pipeline is full, new valid output data is provided
on every clock cycle. In order to know when data is stable on the output pins, the output delay time td(o) (i.e.,
the delay time through the digital output buffers) needs to be added to the pipeline latency. Note that since the
max td(o) is more than 1/2 clock period at 80 MHz, data cannot be reliably clocked in on a rising edge of CLK
at this speed. The falling edge should be used.
The THS0842 implements a high-speed 40 MSPS converter in a cost effective CMOS process. Powered from
3.3 V, the single pipeline design architecture ensures low power operation and 8-bit accuracy. Signal inputs are
differential and the clock signal is single ended. The digital inputs are 3.3 V TTL/CMOS compatible. Internal
voltage references are included for both bottom and top voltages. Therefore, the converter forms a
self-contained solution. Alternatively, the user may apply externally generated reference voltages. In doing so,
both input offset and input range can be modified to suit the application.
The analog input signal is captured by a high speed sampling and hold. Multiple stages will generate the output
code with a pipeline delay of 6.5 CLK cycles. Correction logic combines the multistage data and aligns the 8-bit
output word. All digital logic operates at the rising edge of CLK.
analog input
CI
RSW
RS
VS+
THS0842
+
–
+
–
CI
VS–
RSW
RS
VCM
Figure 18. Simplified Equivalent Input Circuit
A first-order approximation for the equivalent analog input circuit of the THS0842 is shown in Figure 18. The
equivalent input capacitance CI is 5 pF typical. The input must charge/discharge this capacitance within the
sample period of one half of a clock cycle. When a full-scale voltage step is applied, the input source provides
the charging current through the switch resistance RSW (200 ) of S1 and quickly settles. In this case the input
impedance is low. Alternatively, when the source voltage equals the value previously stored on CI, the hold
capacitor requires no input current and the equivalent input impedance is very high.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| THS10064CDA | 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| THS10064IDA | 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| THS10064CDAR | 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| THS10064IDAR | 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
| THS10064IDAG4 | 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| THS0842PFB | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL-INPUT, 8-BIT, 40 MSPS LOW-POWER ANALOG-TO-DIGITAL CONVERTER WITH SINGLE OR DUAL PARALLEL BUS OUTPUT |
| THS10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EURO TERMINAL BLOCKS |
| THS10064 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT 6 MSPS, SIMULTANEOUS SAMPLING ANALOG-TO-DIGITAL CONVERTER |
| THS10064CDA | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 6 MSPS Quad Ch DSP/uP Ifc RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| THS10064CDAG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10-Bit 6 MSPS Quad Ch DSP/uP Ifc RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。