欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: THS8083APZP
廠商: TEXAS INSTRUMENTS INC
元件分類: 消費家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP100
封裝: GREEN, PLASTIC, HTQFP-100
文件頁數: 9/63頁
文件大?。?/td> 320K
代理商: THS8083APZP
34
3.3.1
Implementation When Using Channel 1 Sync Slicing From Ch1 as Selected by CS_SEL,
or on Prerevision A Silicon
To support sync-on-Y/sync-on-G extraction, users should provide an external dc biasing to the Y/G channel. This can
be done by establishing a dc clamp through a diode with its cathode connected to the ac-coupling capacitor (at the
side of the THS8083A) on the AGY channel and its anode connected to a dc level. Since the slicing level is
approximately 1.35 V and the sync amplitude is 300 mV, the negative sync-tip should be clamped by the diode to
a level of approximately 1.2 V. For example, using a Schottky switching diode (type 1N5711) with a maximum low
forward voltage drop of 0.4 V, the dc level at the anode can be approximately 1.6 V. This level can be derived through
a resistive voltage divider off the power supply.
3.4
Programmable Gain Amplifier (PGA)
Each video channel is passed through a programmable gain amplifier, to provide a full-scale signal to each A/D. The
user can change this gain via register programming. A gain change becomes effective immediately.
The range of the PGA is such that an input ac range from 0.4 Vpp to 1.2 Vpp can be scaled to ADC full scale, by
maximum gain and minimum gain settings respectively.
The PGA is split into a 6-bit coarse gain control and 5-bit fine gain control. Their combination leads to a PGA resolution
of better than 1 LSB on the ADC output code.
The bandwidth of the PGA is by design constant, resulting in a constant analog video input bandwidth.
The coarse PGA, with its 64 settings, covers a 4/3 x to 4x gain change, used for a 0.4 V (0.4 Vpp
× 4 = 1.6 Vpp)
respectively 1.2 Vpp (1.2 Vpp
× 4/3 = 1.6 Vpp) input range swing.
While an amplifier with variable gain implements the coarse PGA, the fine PGA is implemented by slightly changing
the top and bottom reference levels that are also independently controllable for each ADC channel. The fine range,
with its 32 settings, covers a range of 16 LSBs.
The fine and coarse PGA settings can be combined into a single PGA gain formula as follows:
GAIN = (4/3 + C/24)(1 + (F15)/512)
Where C is the coarse gain setting (0..63) and F the fine gain setting (0..31).
3.5
A/D Converter
The A/D converter’s switched-capacitor single-pipeline CMOS architecture combines excellent signal-to-noise
characteristics with a very wide 3-dB analog input bandwidth of typically 500 MHz. The A/D block contains an internal
reference voltage generator, providing stable bottom and top references derived from an internal bandgap reference.
The reference voltages are made available externally. The THS8083A supports both dc and ac-coupled inputs
(clamping disabled). With dc-coupling, available external references can be used to level-shift the input signal.
The A/D converter is assured up to 80 MSPS with no missing codes. The sampling clock of the A/D converter is either
externally fed or internally generated by the PLL.
3.6
PLL
The PLL is a fully contained functional block consisting of:
An analog PLL operating at a fixed output frequency of N times the master (crystal) clock frequency
A digital PLL containing a digital phase-frequency detector (PFD), a discrete time oscillator (DTO), a digital
loop filter, a feedback divider, a programmable clock output divider, and a programmable phase shifter
3.6.1
Analog PLL
The analog PLL generates a high-frequency internal clock used by the DTO in the digital PLL to derive the pixel output
frequency with programmable phase. The reference signal for this PLL is the master clock frequency supplied on the
XTL1-MCLK terminal.
相關PDF資料
PDF描述
THS8083APZPG4 SPECIALTY CONSUMER CIRCUIT, PQFP100
THS8083CPZP SPECIALTY CONSUMER CIRCUIT, PQFP100
THS8133ACPHP PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8133BCPHP PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
THS8133BCPHPG4 PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48
相關代理商/技術參數
參數描述
THS8083APZP 制造商:Texas Instruments 功能描述:8BIT ADC 80MSPS TRIPLE SMD 8083
THS8083APZPG4 功能描述:視頻模擬/數字化轉換器集成電路 Tr 8B 95MSPS 3.3V Vid & Graphics Dig RoHS:否 制造商:Texas Instruments 輸入信號類型:Differential 轉換器數量:1 ADC 輸入端數量:4 轉換速率:3 Gbps 分辨率:8 bit 結構: 輸入電壓:3.3 V 接口類型:SPI 信噪比: 電壓參考: 電源電壓-最大:3.45 V 電源電壓-最小:3.15 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:TCSP-48 封裝:Reel
THS8083CPZP 制造商:Rochester Electronics LLC 功能描述:- Bulk
THS8083EVM 制造商:Texas Instruments 功能描述:THS8083EVM - Bulk
THS8083T 制造商:TI 制造商全稱:Texas Instruments 功能描述:Triple 8-Bit, 80 MSPS, 3.3-V Video and Graphics Digitizer With Digital PLL
主站蜘蛛池模板: 萝北县| 股票| 湖口县| 辽阳市| 仁寿县| 江津市| 磴口县| 平定县| 鞍山市| 图片| 霍城县| 江华| 吉安市| 孝感市| 元朗区| 武定县| 通海县| 大城县| 隆林| 晴隆县| 东兴市| 班戈县| 宁安市| 革吉县| 广河县| 永安市| 太保市| 镇巴县| 灵川县| 仁寿县| 沙田区| 苍山县| 巨野县| 甘泉县| 英山县| 连江县| 仁布县| 宜州市| 漾濞| 珠海市| 涞水县|